Hi All, I had a couple of questions about how loads are scheduled in O3 CPU on gem5. Does the instruction schedule happen for a load expecting a cache hit? Is there a replay in case of a miss? I see that code defers memory instructions on a TLB miss. Is there similar code that handles loads that miss in the cache?
Thanks for the help in advance. Thanks, Shyam
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
