[gem5-users] How to make a tightly coupled memory, with a simple Memory and Non-coherent caches.

[Muhammad Aamir]

Hi everyone,
This might not be a big of a challenge, but I am quite confuse on how to
get it done.
I basically want to create a TCM type of memory which is defined as follows:

               SimpleMemory
                  ^
                   |
CPU -->Non-coherentBus-->non-coherent-cache-->memory

with regard to this architecture, I would like the CPU

_______________________________________________
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users