In RISCV, when the condition of the conditional compressed branching instruction is false, it's incrementing the PC value by 4 rather than 2. Has anyone faced this issue with RISCV ISA? If yes, how to go about it?
-- --------------------------------------------------------------------------------- J ANUJ ---------------------------------------------------------------------------------
_______________________________________________ gem5-users mailing list -- gem5-users@gem5.org To unsubscribe send an email to gem5-users-le...@gem5.org %(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s
