Hi,

I do not think that making the cache hierarchy deeper will have any effect
on 1'st level cache hit/miss rate.

Best regards,

Abhishek


On Thu, Oct 22, 2020 at 1:03 PM Abhishek Singh <
abhishek.singh199...@gmail.com> wrote:

> Hi,
>
> Does this happen with O3 CPU or just the in order CPU?
>
> On Thu, Oct 22, 2020 at 1:01 PM Muhammad Aamir via gem5-users <
> gem5-users@gem5.org> wrote:
>
>> Hi everyone,
>>
>> I have noticed that the stat:
>> "system.cpu.dcache.overall_miss_rate::total" is the same if I only use 1
>> level of cache or use the  system with a level 2 cache. As we know it
>> should change but it remains exactly the same, how is this possible? Would
>> someone be kind enough to explain why this is so or is there something I am
>> missing while configuring the config scripts?
>>
>>
>> the script that i am running with 2 level of caches: ./build/X86/gem5.opt
>>   ./configs/example/se.py --cmd=../../gapbs-master/src/pr7
>>  --cpu-type=TimingSimpleCPU --l1d_size=1kB --l1i_size=1kB  --l2_size=2kB
>> --cacheline_size=16 --caches --l2cache
>>
>>
>> the script that I am running with just 1 level of
>> cache:  ./build/X86/gem5.opt   ./configs/example/se.py
>> --cmd=../../gapbs-master/src/pr7  --cpu-type=TimingSimpleCPU --l1d_size=1kB
>> --l1i_size=1kB   --cacheline_size=16 --cache
>>
>> any explanation would be highly appreciated.
>>
>> Thanks
>> _______________________________________________
>> gem5-users mailing list -- gem5-users@gem5.org
>> To unsubscribe send an email to gem5-users-le...@gem5.org
>> %(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s
>
> --
> Best Regards,
> Abhishek
>
_______________________________________________
gem5-users mailing list -- gem5-users@gem5.org
To unsubscribe send an email to gem5-users-le...@gem5.org
%(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s

Reply via email to