On Tue, 1 Feb 2011 15:25:12 -0500, Andrew Lukefahr wrote:
Hi, First, I'm not too concerned w/InOrder at the moment, I just didn't realize that TimingSimple and InOrder were different. Second, I've got a SimObject (which I'm calling TraceCache for lack of a better term). I'm trying to create a hook in the TimingSimple CPU to call my TraceCache object. My question is how do I reference it? I'm assuming I need a reference for it in the .py script and in the .hh file. But I'm not sure how to "connect" my TraceCache to a TimingSimpleCPU. Do I need to specify it as an additional parameter when I create the CPU? If I do that, do I need to modify the "tree" (eg TimingSimpleCPU, BaseSimpleCPU, BaseCPU, etc) to support the additional parameter? Thanks Andrew Lukefahr [email protected] [1] Open Source, Open Minds Hi Andrew, That depends on what your object is. If it's a simobject, you will probably use a parameter reference (look at all of the files .py files for examples). If it's not you could instantiate your trace cache in the timingsimple cpu or use Simojbect.find("system.cpu") to find it after the hierarchy is created. Ali Links: ------ [1] mailto:[email protected]
_______________________________________________ m5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/m5-users
