hello,
I am trying to design a memory controller module in M5. However I am unsure
as to the connection and data flow. Should it connect from the L2 cache's MSHR
to the DRAM? Also, can someone tell me where is the list of pending requests
stored? is it in mshr.cc or somewhere else?thanks.
_______________________________________________ m5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/m5-users
