Syntaxes of SystemVerilog and Verilog are differ. Here is list of differences: http://systemverilogtutorial.blogspot.ru/2013/03/systemverilog-keywords.html I've add keywords from this list. It is incorrect to apply SystemVerilog syntax to Verilog code.
-- You are receiving this because you are subscribed to this thread. Reply to this email directly or view it on GitHub: https://github.com/geany/geany/pull/1831#issuecomment-381889815
