There are multiple z9 "models". Each model has its own MSU rating, which is basically related to the number of CPs enabled and their "speed". Now, I know that all the CPs on all z9 run same hardware speed. So, I'm wondering how they are "knee capped"? Now, I know that the "knee capping" is done by loading in a specific MCL. So, I'm thinking that this somehow does something like "inserts a wait state" during instruction processing. That is, the XYZ instruction on all z9s run in the same amount of time. But there is "something extra" done at the end of the XYZ instruction which causes a "wait" before the next instruction is actually executed. Am I on the right track? Or is it done is some other strange manner?
John McKown Systems Engineer IV IT Administrative Services Group HealthMarkets(r) 9151 Boulevard 26 * N. Richland Hills * TX 76010 (817) 255-3225 phone * (817)-961-6183 cell [email protected] * www.HealthMarkets.com Confidentiality Notice: This e-mail message may contain confidential or proprietary information. If you are not the intended recipient, please contact the sender by reply e-mail and destroy all copies of the original message. HealthMarkets(r) is the brand name for products underwritten and issued by the insurance subsidiaries of HealthMarkets, Inc. -The Chesapeake Life Insurance Company(r), Mid-West National Life Insurance Company of TennesseeSM and The MEGA Life and Health Insurance Company.SM ---------------------------------------------------------------------- For IBM-MAIN subscribe / signoff / archive access instructions, send email to [email protected] with the message: GET IBM-MAIN INFO Search the archives at http://bama.ua.edu/archives/ibm-main.html
