On 6/27/2013 9:15 AM, Jim Phoenix wrote:
So that long displacement instructions are guaranteed to get a S0C4 as well if the base register is not initialized properly.

It's not z/OS's responsibility to protect us from any possible bug. We're lucky we get one 4K hole for use by 31-bit code. We get nothing for 24-bit code.

The area between 2G and 4G is guaranteed as a hole (unless you use an undocumented parameter to acquire store there). I suggest that 64-bit code load 3G into its "unused" registers to guarantee 0C4 even when long displacements are used.

--
Edward E Jaffe
Phoenix Software International, Inc
831 Parkview Drive North
El Segundo, CA 90245
http://www.phoenixsoftware.com/

----------------------------------------------------------------------
For IBM-MAIN subscribe / signoff / archive access instructions,
send email to [email protected] with the message: INFO IBM-MAIN

Reply via email to