== Series Details ==

Series: drm/i915: per context slice/subslice powergating (rev2)
URL   : https://patchwork.freedesktop.org/series/42285/
State : warning

== Summary ==

$ dim checkpatch origin/drm-tip
adb11ec2e377 drm/i915: Program RPCS for Broadwell
48dc54799480 drm/i915: Record the sseu configuration per-context & engine
-:82: CHECK:OPEN_ENDED_LINE: Lines should not end with a '('
#82: FILE: drivers/gpu/drm/i915/i915_gem_context.c:336:
+               ce->sseu =i915_gem_sseu_from_device_sseu(

-:82: ERROR:SPACING: spaces required around that '=' (ctx:WxV)
#82: FILE: drivers/gpu/drm/i915/i915_gem_context.c:336:
+               ce->sseu =i915_gem_sseu_from_device_sseu(
                         ^

-:144: ERROR:CODE_INDENT: code indent should use tabs where possible
#144: FILE: drivers/gpu/drm/i915/intel_lrc.c:2396:
+^I^I        GEN8_RPCS_SS_CNT_SHIFT;$

total: 2 errors, 0 warnings, 1 checks, 125 lines checked
5942e5428072 drm/i915/perf: simplify configure all context function
e4d6f1ff98c7 drm/i915: reprogram NOA muxes on context switch when using perf
-:204: CHECK:SPACING: spaces preferred around that '<<' (ctx:VxV)
#204: FILE: drivers/gpu/drm/i915/intel_gpu_commands.h:149:
+#define   MI_BATCH_SECOND_LEVEL      (1<<22)
                                        ^

total: 0 errors, 0 warnings, 1 checks, 265 lines checked
43e11cb225e3 drm/i915: count powergating transitions per engine
6601a0636fd2 drm/i915: Expose RPCS (SSEU) configuration to userspace
-:25: WARNING:COMMIT_LOG_LONG_LINE: Possible unwrapped commit description 
(prefer a maximum 75 chars per line)
#25: 
        struct drm_i915_gem_context_param_sseu sseu = { .class = 0, instance = 
0, };

-:170: CHECK:OPEN_ENDED_LINE: Lines should not end with a '('
#170: FILE: drivers/gpu/drm/i915/i915_gem_context.c:946:
+                       ret = i915_gem_sseu_from_user_sseu(

total: 0 errors, 1 warnings, 1 checks, 235 lines checked

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

Reply via email to