From: John Harrison <john.c.harri...@intel.com>

Newer hardware has support for making LRI accesses to MMIO registers
relative to the engine that is executing the LRI instruction. This is
required for things like hardware based load balancing across engines.

John Harrison (2):
  drm/i915: Engine relative MMIO
  drm/i915: Engine relative MMIO for Gen12

 drivers/gpu/drm/i915/gem/i915_gem_context.c  |  7 ++--
 drivers/gpu/drm/i915/gt/intel_engine_cs.c    | 43 ++++++++++++++++++++
 drivers/gpu/drm/i915/gt/intel_engine_types.h |  4 ++
 drivers/gpu/drm/i915/gt/intel_gpu_commands.h |  8 +++-
 drivers/gpu/drm/i915/gt/intel_lrc.c          | 40 +++++++++---------
 drivers/gpu/drm/i915/gt/intel_mocs.c         | 12 +++---
 drivers/gpu/drm/i915/gt/intel_ringbuffer.c   | 12 +++---
 drivers/gpu/drm/i915/i915_perf.c             |  9 +++-
 drivers/gpu/drm/i915/intel_device_info.c     | 14 +++++++
 drivers/gpu/drm/i915/intel_device_info.h     |  1 +
 10 files changed, 113 insertions(+), 37 deletions(-)

-- 
2.21.0.5.gaeb582a983

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

Reply via email to