Re: [Intel-gfx] [PATCH] drm/i915/gt: Support multiple pinned timelines

Thu, 30 Jul 2020 11:17:44 -0700 

On Thu, 30 Jul 2020 at 17:52, Chris Wilson <[email protected]> wrote:
>
> We may need to allocate more than one pinned context/timeline for each
> engine which can utilise the per-engine HWSP, so we need to give each
> a different offset within it.
>
> Signed-off-by: Chris Wilson <[email protected]>
Reviewed-by: Matthew Auld <[email protected]>
_______________________________________________
Intel-gfx mailing list
[email protected]
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

Reply via email to