For starters, we expect the state to be zero, as we don't enable MSO
anywhere.

Cc: Nischal Varide <[email protected]>
Signed-off-by: Jani Nikula <[email protected]>
---
 drivers/gpu/drm/i915/display/intel_display.c | 4 ++++
 1 file changed, 4 insertions(+)

diff --git a/drivers/gpu/drm/i915/display/intel_display.c 
b/drivers/gpu/drm/i915/display/intel_display.c
index 7ec7d94b8cdb..73cb50aef260 100644
--- a/drivers/gpu/drm/i915/display/intel_display.c
+++ b/drivers/gpu/drm/i915/display/intel_display.c
@@ -11315,6 +11315,10 @@ intel_pipe_config_compare(const struct 
intel_crtc_state *current_config,
        PIPE_CONF_CHECK_I(dsc.dsc_split);
        PIPE_CONF_CHECK_I(dsc.compressed_bpp);
 
+       PIPE_CONF_CHECK_BOOL(mso.enable);
+       PIPE_CONF_CHECK_I(mso.link_count);
+       PIPE_CONF_CHECK_I(mso.pixel_overlap);
+
        PIPE_CONF_CHECK_I(mst_master_transcoder);
 
 #undef PIPE_CONF_CHECK_X
-- 
2.20.1

_______________________________________________
Intel-gfx mailing list
[email protected]
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

Reply via email to