On Tue, 06 Sep 2022, Animesh Manna <[email protected]> wrote:
> Simplified pps_get_register() which use get_pps_idx() hook to derive the
> pps instance and get_pps_idx() will be initialized at pps_init().

Please use the imperative mood, i.e. "add" in subject, "simplify" here.

Reviewed-by: Jani Nikula <[email protected]>

>
> Signed-off-by: Animesh Manna <[email protected]>
> ---
>  drivers/gpu/drm/i915/display/intel_display_types.h |  1 +
>  drivers/gpu/drm/i915/display/intel_pps.c           | 12 ++++++------
>  2 files changed, 7 insertions(+), 6 deletions(-)
>
> diff --git a/drivers/gpu/drm/i915/display/intel_display_types.h 
> b/drivers/gpu/drm/i915/display/intel_display_types.h
> index 0da9b208d56e..b78b29951241 100644
> --- a/drivers/gpu/drm/i915/display/intel_display_types.h
> +++ b/drivers/gpu/drm/i915/display/intel_display_types.h
> @@ -1693,6 +1693,7 @@ struct intel_dp {
>       u8 (*preemph_max)(struct intel_dp *intel_dp);
>       u8 (*voltage_max)(struct intel_dp *intel_dp,
>                         const struct intel_crtc_state *crtc_state);
> +     int (*get_pps_idx)(struct intel_dp *intel_dp);
>  
>       /* Displayport compliance testing */
>       struct intel_dp_compliance compliance;
> diff --git a/drivers/gpu/drm/i915/display/intel_pps.c 
> b/drivers/gpu/drm/i915/display/intel_pps.c
> index 21944f5bf3a8..4e770218e29f 100644
> --- a/drivers/gpu/drm/i915/display/intel_pps.c
> +++ b/drivers/gpu/drm/i915/display/intel_pps.c
> @@ -362,15 +362,10 @@ static void intel_pps_get_registers(struct intel_dp 
> *intel_dp,
>                                   struct pps_registers *regs)
>  {
>       struct drm_i915_private *dev_priv = dp_to_i915(intel_dp);
> -     int pps_idx = 0;
> +     int pps_idx = intel_dp->get_pps_idx(intel_dp);
>  
>       memset(regs, 0, sizeof(*regs));
>  
> -     if (IS_GEMINILAKE(dev_priv) || IS_BROXTON(dev_priv))
> -             pps_idx = bxt_power_sequencer_idx(intel_dp);
> -     else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv))
> -             pps_idx = vlv_power_sequencer_pipe(intel_dp);
> -
>       regs->pp_ctrl = PP_CONTROL(pps_idx);
>       regs->pp_stat = PP_STATUS(pps_idx);
>       regs->pp_on = PP_ON_DELAYS(pps_idx);
> @@ -1432,6 +1427,11 @@ void intel_pps_init(struct intel_dp *intel_dp)
>       intel_dp->pps.initializing = true;
>       INIT_DELAYED_WORK(&intel_dp->pps.panel_vdd_work, edp_panel_vdd_work);
>  
> +     if (IS_GEMINILAKE(i915) || IS_BROXTON(i915))
> +             intel_dp->get_pps_idx = bxt_power_sequencer_idx;
> +     else if (IS_VALLEYVIEW(i915) || IS_CHERRYVIEW(i915))
> +             intel_dp->get_pps_idx = vlv_power_sequencer_pipe;
> +
>       pps_init_timestamps(intel_dp);
>  
>       with_intel_pps_lock(intel_dp, wakeref) {

-- 
Jani Nikula, Intel Open Source Graphics Center

Reply via email to