the rest of DE_PIPE_INTERRUPT definition is different from BDW to SKL but
the underrun is indeed the same!

Reviewed-by: Rodrigo Vivi <[email protected]>

On Thu, Sep 4, 2014 at 4:26 AM, Damien Lespiau <[email protected]>
wrote:

> Signed-off-by: Damien Lespiau <[email protected]>
> ---
>  drivers/gpu/drm/i915/i915_irq.c | 2 +-
>  1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/drivers/gpu/drm/i915/i915_irq.c
> b/drivers/gpu/drm/i915/i915_irq.c
> index e9979f5..c62a2e4 100644
> --- a/drivers/gpu/drm/i915/i915_irq.c
> +++ b/drivers/gpu/drm/i915/i915_irq.c
> @@ -503,7 +503,7 @@ static bool
> __intel_set_cpu_fifo_underrun_reporting(struct drm_device *dev,
>                 ironlake_set_fifo_underrun_reporting(dev, pipe, enable);
>         else if (IS_GEN7(dev))
>                 ivybridge_set_fifo_underrun_reporting(dev, pipe, enable,
> old);
> -       else if (IS_GEN8(dev))
> +       else if (IS_GEN8(dev) || IS_GEN9(dev))
>                 broadwell_set_fifo_underrun_reporting(dev, pipe, enable);
>
>         return old;
> --
> 1.8.3.1
>
> _______________________________________________
> Intel-gfx mailing list
> [email protected]
> http://lists.freedesktop.org/mailman/listinfo/intel-gfx
>



-- 
Rodrigo Vivi
Blog: http://blog.vivi.eng.br
_______________________________________________
Intel-gfx mailing list
[email protected]
http://lists.freedesktop.org/mailman/listinfo/intel-gfx

Reply via email to