On 10/06/2019 14:17, Yong Wu wrote:
> Both mt8173 and mt8183 don't have this vld_pa_rng(valid physical address
> range) register while mt2712 have. Move it into the plat_data.
> 
> Signed-off-by: Yong Wu <[email protected]>
> Reviewed-by: Evan Green <[email protected]>

Reviewed-by: Matthias Brugger <[email protected]>

> ---
>  drivers/iommu/mtk_iommu.c | 3 ++-
>  drivers/iommu/mtk_iommu.h | 1 +
>  2 files changed, 3 insertions(+), 1 deletion(-)
> 
> diff --git a/drivers/iommu/mtk_iommu.c b/drivers/iommu/mtk_iommu.c
> index 8ac7034..a535dcd 100644
> --- a/drivers/iommu/mtk_iommu.c
> +++ b/drivers/iommu/mtk_iommu.c
> @@ -547,7 +547,7 @@ static int mtk_iommu_hw_init(const struct mtk_iommu_data 
> *data)
>                        upper_32_bits(data->protect_base);
>       writel_relaxed(regval, data->base + REG_MMU_IVRP_PADDR);
>  
> -     if (data->enable_4GB && data->plat_data->m4u_plat != M4U_MT8173) {
> +     if (data->enable_4GB && data->plat_data->has_vld_pa_rng) {
>               /*
>                * If 4GB mode is enabled, the validate PA range is from
>                * 0x1_0000_0000 to 0x1_ffff_ffff. here record bit[32:30].
> @@ -744,6 +744,7 @@ static int __maybe_unused mtk_iommu_resume(struct device 
> *dev)
>       .m4u_plat     = M4U_MT2712,
>       .has_4gb_mode = true,
>       .has_bclk     = true,
> +     .has_vld_pa_rng   = true,
>       .larbid_remap = {0, 1, 2, 3, 4, 5, 6, 7, 8, 9},
>  };
>  
> diff --git a/drivers/iommu/mtk_iommu.h b/drivers/iommu/mtk_iommu.h
> index 55d73c1..e5c9dde 100644
> --- a/drivers/iommu/mtk_iommu.h
> +++ b/drivers/iommu/mtk_iommu.h
> @@ -47,6 +47,7 @@ struct mtk_iommu_plat_data {
>       /* HW will use the EMI clock if there isn't the "bclk". */
>       bool                has_bclk;
>       bool                reset_axi;
> +     bool                has_vld_pa_rng;
>       unsigned char       larbid_remap[MTK_LARB_NR_MAX];
>  };
>  
> 
_______________________________________________
iommu mailing list
[email protected]
https://lists.linuxfoundation.org/mailman/listinfo/iommu

Reply via email to