Comment #4 on issue 111 by robhamerling: alias timer0 registers on 16F
http://code.google.com/p/jallib/issues/detail?id=111
The device files of revision 1687 have T0CON_xxxxx aliases in place, but..
The prescaler field is called T0CON_PS (because the OPTION_REG contains
a 'PS'
field). Since the 18Fs use the name T0CON_T0PS, this will be changed to
T0CON_T0PS.
Related to this normalisation of Timer0 control bits the following is
probably also
relevant for library development to mention:
Of the extended midrange (16F1937 and sibblings) the T1CON register has a
TMR1CS1 and
TMR1CS0 bit in stead of a single T1CS. Should TMR1CS1 and TMR1CS0 be
declared as
T1CS1 and T0CS1 and/or a 2-bits variable TMR1CS or T1CS?
Note the T1CON_PSA field is 2 bits (in stead of 1).
--
You received this message because you are listed in the owner
or CC fields of this issue, or because you starred this issue.
You may adjust your issue notification preferences at:
http://code.google.com/hosting/settings
--
You received this message because you are subscribed to the Google Groups
"jallib" group.
To post to this group, send email to [email protected].
To unsubscribe from this group, send email to
[email protected].
For more options, visit this group at
http://groups.google.com/group/jallib?hl=en.
