Hi all Is there a way to "disable" ERC check on particular net, port ?
I've FPGA pins which are bidi and some of them, I like to connect straight to GND (for better EMC). At the same time I like to keep the ERC checks to fail on "bidi to pwr" connections, except the nets/ports that is marked with "exceptions". Any idea to achieve this ? Thanks all.
