From: Andrew Lentvorski <[EMAIL PROTECTED]>
In reality, the only thing that the asynchronous movement is telling me right now is that nobody knows how to intelligently manage clocks anymore. Translation: too many designers only know verilog/VHDL and can't actually do real, physical layer, transistor design.

Probably true. My degree is in CompE from UIUC. A pretty well respected school in the field. Processor design was a required course, and taught you VHDL (at least the basics). Chip layouts and how transistors are made (n and p silicon, worrying about capacitance and indutance and all that stuff) was a separate, optional course. Few took it and most dropped it (including myself, although by that time I had decided to go into software).

Gabe



--
[email protected]
http://www.kernel-panic.org/cgi-bin/mailman/listinfo/kplug-list

Reply via email to