On 12/06/2019 20:04, Andrew Murray wrote:
ARMv8 provides support for chained PMU counters, where an event type of 0x001E is set for odd-numbered counters, the event counter will increment by one for each overflow of the preceding even-numbered counter. Let's emulate this in KVM by creating a 64 bit perf counter when a user chains two emulated counters together. For chained events we only support generating an overflow interrupt on the high counter. We use the attributes of the low counter to determine the attributes of the perf event. Suggested-by: Marc Zyngier <marc.zyng...@arm.com> Signed-off-by: Andrew Murray <andrew.mur...@arm.com> Reviewed-by: Julien Thierry <julien.thie...@arm.com>
Reviewed-by: Suzuki K Poulose <suzuki.poul...@arm.com> _______________________________________________ kvmarm mailing list kvmarm@lists.cs.columbia.edu https://lists.cs.columbia.edu/mailman/listinfo/kvmarm
