Tejun Heo wrote:
..
I'm skeptical about the benefit of IRQ coalescing on storage
controllers.  Coalescing improves performance when there are many small
requests to complete and if you put a lot of small non-consecutive
requests to a disk, it gets really really really slow and IRQ coalescing
just doesn't matter at all.  The only way to achieve high number of
completions is to issue small commands to consecutive addresses which is
just silly.  In storage, high volume transfer is achieved through
request coalescing not completion coalescing and this is true for even SDDs.
..

One cool thing with the Marvell cores, is that they actually implement
"transaction based" IRQ coalescing, whereby a number of related I/O commands
(say, all the RAID5 member commands generated by a single R/W request)
can be tagged together, generating an interrupt only when they all complete
(or after a timeout if something goes wrong).

We don't have anything resembling an appropriate abstraction for that yet,
so I doubt that we could really take advantage of it.

I think one thought in general for IRQ coalescing, is that with largish
storage arrays it may cut down the number of IRQ entry/exit cycles considerably under heavy load, and perhaps slightly improve L1 cache
occupancy of the IRQ handler paths as well.  Dunno, but it could be fun
to wire it in there so we can experiment and (in)validate such theories.

 -- Target Mode support (interfaces yet to be defined)
I would assume this would be along the lines of the SCSI target mode
stuff.
..

Ah, now there's a starting point.  Thanks.

It would be great if we can make a cheap SATA analyzer out of it.
..

Yeah.  It'll have software latency added in, but the chip really looks
like it can do the analyzer job just fine.  I wonder if any of the existing
analyzer products already use these chips..
..
How many devices with working TCQ support are out there?  Early raptors?
..

Raptors, everything ever made by Hitachi, some Maxtor, some Seagate (I think),
and even the odd Western Digital drive.  And in the PATA space, there were
WD and IBM/Hitachi drives with it.  The PDC ADMA and QStor chips were designed
for TCQ (and NCQ for QStor).

Still though, I don't think it's a huge priority, since all modern drives
now implement NCQ when it matters.

Cheers
-
To unsubscribe from this list: send the line "unsubscribe linux-ide" in
the body of a message to [EMAIL PROTECTED]
More majordomo info at  http://vger.kernel.org/majordomo-info.html

Reply via email to