From: Alex Williamson <[email protected]>

The submitted driver builds a partial legacy TX descriptor (just
DTALEN | CMD_EOP) and never programs SRRCTL.DESCTYPE.  QEMU's emulated
igb tolerates this by treating descriptors as advanced regardless of
DESCTYPE, but real 82576 hardware does not.

For receive, 82576 datasheet section 7.1.5.2 states: "SRRCTL[n].DESCTYPE
must be set to a value other than 000b for the 82576 to write back the
special descriptors."  struct igb_rx_desc matches the advanced
one-buffer writeback layout, so the test polls rx.wb.status_error,
which is only written in that layout.  Section 8.10.2 places DESCTYPE
in SRRCTL bits 27:25; program it with 001b (advanced one-buffer).

For transmit, datasheet section 7.2.2.3 describes the advanced data
descriptor with DEXT (DCMD bit 5) marking the descriptor as advanced,
DTYP=0011b selecting the data descriptor, IFCS (DCMD bit 1) asking the
MAC to append the Ethernet FCS (without it the frame is dropped as
malformed), EOP (DCMD bit 0) marking end of packet, and PAYLEN in
olinfo_status[31:14] carrying the total payload size.  Build this
descriptor in igb_memcpy_start().

Remove the legacy CMD macros (IGB_TXD_CMD_EOP, IGB_TXD_CMD_IFCS,
IGB_TXD_CMD_RS, IGB_TXD_CMD_SHIFT, IGB_TXD_CMD_LEGACY_FORMAT) that
become unused, and add the SRRCTL register offset, DESCTYPE encoding,
and advanced TX descriptor field macros.

Assisted-by: Claude:claude-opus-4-7
Signed-off-by: Alex Williamson <[email protected]>
---
 tools/testing/selftests/vfio/lib/drivers/igb/igb.c | 37 +++++++++++++++++++---
 1 file changed, 33 insertions(+), 4 deletions(-)

diff --git a/tools/testing/selftests/vfio/lib/drivers/igb/igb.c 
b/tools/testing/selftests/vfio/lib/drivers/igb/igb.c
index 58c6aceea63a..f4f6d2ee262d 100644
--- a/tools/testing/selftests/vfio/lib/drivers/igb/igb.c
+++ b/tools/testing/selftests/vfio/lib/drivers/igb/igb.c
@@ -235,6 +235,17 @@ static void igb_init(struct vfio_pci_device *device)
        igb_write32(igb, E1000_RDLEN(0), RING_SIZE * sizeof(struct 
igb_rx_desc));
        igb_write32(igb, E1000_RDH(0), 0);
        igb_write32(igb, E1000_RDT(0), 0);
+
+       /*
+        * Select the advanced one-buffer descriptor format.  Per 82576
+        * datasheet section 7.1.5.2: "SRRCTL[n].DESCTYPE must be set to a
+        * value other than 000b for the 82576 to write back the special
+        * descriptors."  struct igb_rx_desc matches the advanced one-buffer
+        * writeback layout (section 7.1.5.2), so polling rx.wb.status_error
+        * requires this format.  Section 8.10.2 specifies DESCTYPE[27:25].
+        */
+       igb_write32(igb, E1000_SRRCTL(0), E1000_SRRCTL_DESCTYPE_ADV_ONEBUF);
+
        igb_write32(igb, E1000_RXDCTL(0), E1000_RXDCTL_QUEUE_ENABLE);
 
        /* Wait for TX and RX queues to be enabled */
@@ -330,11 +341,29 @@ static void igb_memcpy_start(struct vfio_pci_device 
*device, iova_t src,
                memset(rx, 0, sizeof(struct igb_rx_desc));
 
                rx->read.pkt_addr = cpu_to_le64(dst);
-               tx->read.buffer_addr = cpu_to_le64(src);
-               tx->read.cmd_type_len = cpu_to_le32((u32)size | 
E1000_TXD_CMD_EOP | E1000_TXD_CMD_IFCS);
+               rx->read.hdr_addr = cpu_to_le64(0);
 
-               /* Set to 0 to disable offloads and avoid needing a context 
descriptor */
-               tx->read.olinfo_status = cpu_to_le32(0);
+               tx->read.buffer_addr = cpu_to_le64(src);
+               /*
+                * Build an advanced data descriptor per 82576 datasheet
+                * section 7.2.2.3.  DEXT marks the descriptor as advanced
+                * (required by hardware); DTYP=data selects the data
+                * descriptor; IFCS asks the MAC to append the Ethernet
+                * FCS (without it the frame is dropped as malformed);
+                * EOP marks end of packet.  DTALEN is the buffer length
+                * in bits 15:0 of cmd_type_len.
+                */
+               tx->read.cmd_type_len = cpu_to_le32((uint32_t)size |
+                       E1000_ADVTXD_DTYP_DATA |
+                       E1000_ADVTXD_DCMD_DEXT |
+                       E1000_ADVTXD_DCMD_IFCS |
+                       E1000_ADVTXD_DCMD_EOP);
+               /*
+                * PAYLEN (section 7.2.2.3.11) is the total payload size
+                * in olinfo_status[31:14].
+                */
+               tx->read.olinfo_status =
+                       cpu_to_le32((uint32_t)size << 
E1000_ADVTXD_PAYLEN_SHIFT);
 
                igb->tx_tail = (igb->tx_tail + 1) % RING_SIZE;
                igb->rx_tail = (igb->rx_tail + 1) % RING_SIZE;

-- 
2.55.0.795.g602f6c329a-goog


Reply via email to