No functional change. Add separate case statements for certain timing
like MMC_TIMING_SD_HS and MMC_TIMING_MMC_HS even though AC12_UHSMC_RES
has to be written to the AC12 register (same as for default modes).
Also have separate case sections for MMC_TIMING_UHS_SDR104 and
MMC_TIMING_UHS_HS200 even though the same UHSMC value has to be written
to the AC12 register. This is in preparation for setting iodelay
values.

Signed-off-by: Kishon Vijay Abraham I <kis...@ti.com>
Signed-off-by: Sekhar Nori <nsek...@ti.com>
---
 drivers/mmc/host/omap_hsmmc.c | 9 +++++++++
 1 file changed, 9 insertions(+)

diff --git a/drivers/mmc/host/omap_hsmmc.c b/drivers/mmc/host/omap_hsmmc.c
index 9ac18521e097..7088a88074a8 100644
--- a/drivers/mmc/host/omap_hsmmc.c
+++ b/drivers/mmc/host/omap_hsmmc.c
@@ -1737,6 +1737,8 @@ static void omap_hsmmc_set_timing(struct omap_hsmmc_host 
*host)
        val &= ~AC12_UHSMC_MASK;
        switch (ios->timing) {
        case MMC_TIMING_UHS_SDR104:
+               val |= AC12_UHSMC_SDR104;
+               break;
        case MMC_TIMING_MMC_HS200:
                val |= AC12_UHSMC_SDR104;
                break;
@@ -1752,6 +1754,13 @@ static void omap_hsmmc_set_timing(struct omap_hsmmc_host 
*host)
        case MMC_TIMING_UHS_SDR12:
                val |= AC12_UHSMC_SDR12;
                break;
+       case MMC_TIMING_SD_HS:
+       case MMC_TIMING_MMC_HS:
+               val |= AC12_UHSMC_RES;
+               break;
+       case MMC_TIMING_MMC_DDR52:
+               val |= AC12_UHSMC_RES;
+               break;
        default:
                val |= AC12_UHSMC_RES;
                break;
-- 
2.11.0

Reply via email to