Hi Ravi,

Please make the subject line follow the existing convention, i.e., run

  $ git log --oneline drivers/pci/host/pcie-xilinx-nwl.c

and make yours match spacing, capitalization, and style (imperative
sentence).

Also waiting for ack from Michal.

On Fri, Sep 08, 2017 at 05:53:03PM +0530, Ravi Shankar Jonnalagadda wrote:
> Enabling Root DMA interrupts
> 
> Adding Root DMA translations to bridge for Register Access
> 
> Signed-off-by: Ravi Shankar Jonnalagadda <vjon...@xilinx.com>
> Signed-off-by: RaviKiran Gummaluri <rgum...@xilinx.com>
> ---
>  drivers/pci/host/pcie-xilinx-nwl.c | 15 +++++++++++++++
>  1 file changed, 15 insertions(+)
> 
> diff --git a/drivers/pci/host/pcie-xilinx-nwl.c 
> b/drivers/pci/host/pcie-xilinx-nwl.c
> index eec641a..5766582 100644
> --- a/drivers/pci/host/pcie-xilinx-nwl.c
> +++ b/drivers/pci/host/pcie-xilinx-nwl.c
> @@ -39,6 +39,11 @@
>  #define E_ECAM_CONTROL                       0x00000228
>  #define E_ECAM_BASE_LO                       0x00000230
>  #define E_ECAM_BASE_HI                       0x00000234
> +#define E_DREG_CTRL                  0x00000288
> +#define E_DREG_BASE_LO                       0x00000290
> +
> +#define DREG_DMA_EN                  BIT(0)
> +#define DREG_DMA_BASE_LO             0xFD0F0000
>  
>  /* Ingress - address translations */
>  #define I_MSII_CAPABILITIES          0x00000300
> @@ -57,6 +62,10 @@
>  #define MSGF_MSI_STATUS_HI           0x00000444
>  #define MSGF_MSI_MASK_LO             0x00000448
>  #define MSGF_MSI_MASK_HI             0x0000044C
> +/* Root DMA Interrupt register */
> +#define MSGF_DMA_MASK                        0x00000464
> +
> +#define MSGF_INTR_EN                 BIT(0)
>  
>  /* Msg filter mask bits */
>  #define CFG_ENABLE_PM_MSG_FWD                BIT(1)
> @@ -766,6 +775,12 @@ static int nwl_pcie_bridge_init(struct nwl_pcie *pcie)
>       nwl_bridge_writel(pcie, nwl_bridge_readl(pcie, MSGF_LEG_STATUS) &
>                         MSGF_LEG_SR_MASKALL, MSGF_LEG_STATUS);
>  
> +     /* Enabling DREG translations */
> +     nwl_bridge_writel(pcie, DREG_DMA_EN, E_DREG_CTRL);
> +     nwl_bridge_writel(pcie, DREG_DMA_BASE_LO, E_DREG_BASE_LO);
> +     /* Enabling Root DMA interrupts */
> +     nwl_bridge_writel(pcie, MSGF_INTR_EN, MSGF_DMA_MASK);
> +
>       /* Enable all legacy interrupts */
>       nwl_bridge_writel(pcie, MSGF_LEG_SR_MASKALL, MSGF_LEG_MASK);
>  
> -- 
> 2.7.4
> 

Reply via email to