On QuadPlus, the enet PTP clock source is selected via the clocktree.
Therefore it should not be set in the machine layer (mach-imx6q).

Signed-off-by: Sven Van Asbroeck <[email protected]>
---

Tree: v5.8-rc4

To: Shawn Guo <[email protected]>
To: Sascha Hauer <[email protected]>
Cc: Pengutronix Kernel Team <[email protected]>
Cc: Fabio Estevam <[email protected]>
Cc: NXP Linux Team <[email protected]>
Cc: [email protected]
Cc: [email protected]
Cc: [email protected]

 arch/arm/mach-imx/mach-imx6q.c | 4 ++++
 1 file changed, 4 insertions(+)

diff --git a/arch/arm/mach-imx/mach-imx6q.c b/arch/arm/mach-imx/mach-imx6q.c
index 85c084a716ab..fcf211492f6f 100644
--- a/arch/arm/mach-imx/mach-imx6q.c
+++ b/arch/arm/mach-imx/mach-imx6q.c
@@ -169,6 +169,10 @@ static void __init imx6q_1588_init(void)
        struct regmap *gpr;
        u32 clksel;
 
+       /* QuadPlus selects PTP clock source via clocktree */
+       if (of_machine_is_compatible("fsl,imx6qp"))
+               return;
+
        np = of_find_compatible_node(NULL, NULL, "fsl,imx6q-fec");
        if (!np) {
                pr_warn("%s: failed to find fec node\n", __func__);
-- 
2.17.1

Reply via email to