Enable support for HSUSB, USB2.0 and xHCI on iWave RZ/G1H carrier board.

Signed-off-by: Lad Prabhakar <[email protected]>
Reviewed-by: Marian-Cristian Rotariu <[email protected]>
Reviewed-by: Biju Das <[email protected]>
---
 arch/arm/boot/dts/r8a7742-iwg21d-q7.dts | 42 +++++++++++++++++++++++++
 1 file changed, 42 insertions(+)

diff --git a/arch/arm/boot/dts/r8a7742-iwg21d-q7.dts 
b/arch/arm/boot/dts/r8a7742-iwg21d-q7.dts
index e90aaf1c94f0..f4910e709b87 100644
--- a/arch/arm/boot/dts/r8a7742-iwg21d-q7.dts
+++ b/arch/arm/boot/dts/r8a7742-iwg21d-q7.dts
@@ -131,6 +131,30 @@
        };
 };
 
+&hsusb {
+       pinctrl-0 = <&usb0_pins>;
+       pinctrl-names = "default";
+       status = "okay";
+};
+
+&pci0 {
+       pinctrl-0 = <&usb0_pins>;
+       pinctrl-names = "default";
+       /* Disable hsusb to enable USB2.0 host mode support on J2 */
+       /* status = "okay"; */
+};
+
+&pci1 {
+       pinctrl-0 = <&usb1_pins>;
+       pinctrl-names = "default";
+       status = "okay";
+};
+
+&pci2 {
+       /* Disable xhci to enable USB2.0 host mode support on J23 bottom port */
+       /* status = "okay"; */
+};
+
 &pfc {
        avb_pins: avb {
                groups = "avb_mdio", "avb_gmii";
@@ -168,6 +192,16 @@
                groups = "ssi34_ctrl", "ssi3_data", "ssi4_data";
                function = "ssi";
        };
+
+       usb0_pins: usb0 {
+               groups = "usb0";
+               function = "usb0";
+       };
+
+       usb1_pins: usb1 {
+               groups = "usb1_pwen";
+               function = "usb1";
+       };
 };
 
 &rcar_sound {
@@ -222,3 +256,11 @@
 &ssi4 {
        shared-pin;
 };
+
+&usbphy {
+       status = "okay";
+};
+
+&xhci {
+       status = "okay";
+};
-- 
2.17.1

Reply via email to