Turn on the q6v5_wcss node.

Signed-off-by: Varadarajan Narayanan <[email protected]>
---
 arch/arm64/boot/dts/qcom/ipq5332-rdp-common.dtsi | 4 ++++
 1 file changed, 4 insertions(+)

diff --git a/arch/arm64/boot/dts/qcom/ipq5332-rdp-common.dtsi 
b/arch/arm64/boot/dts/qcom/ipq5332-rdp-common.dtsi
index 3bbf748f2e5c..9e82afb354d4 100644
--- a/arch/arm64/boot/dts/qcom/ipq5332-rdp-common.dtsi
+++ b/arch/arm64/boot/dts/qcom/ipq5332-rdp-common.dtsi
@@ -55,6 +55,10 @@ &blsp1_uart0 {
        status = "okay";
 };
 
+&q6v5_wcss {
+       status = "okay";
+};
+
 /*
  * The bootstrap pins for the board select the XO clock frequency that
  * supports 48 MHZ or 96 MHZ. This setting automatically enables the

-- 
2.34.1


Reply via email to