* Maciej W. Rozycki <[email protected]> wrote:
> IMPLICATION: There is a possibility of clearing the Error register
> status since the write to the register is not specifically blocked.
>
> WORKAROUND: Writes should not occur to the Pentium processor APIC
> Error register.
>
> STATUS: For the steppings affected see the Summary Table of Changes
> at the beginning of this section."
>
> The steppings affected are actually: B1, B3 and B5. Do we want to
> keep supporting them? I think yes, we already handle the erratum
> elsewhere (lapic_setup_esr). So how about:
>
> if (lapic_get_maxlvt() > 3) /* Due to the Pentium erratum 3AP. */
> apic_write(APIC_ESR, 0);
> v = apic_read(APIC_ESR);
>
> instead? I can make a patch if that would make your life easier.
Sure, a patch would be helpful.
> There's room for optimisation here, but I think it's not worth the
> effort as this is a slow path, APIC error interrupts are not
> supposed to happen and are I believe extremely uncommon with FSB
> message delivery.
Agreed.
Thanks,
Ingo
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to [email protected]
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
