On 22/07/14 03:04, Chanwoo Choi wrote:
This patch add DT binding documentation for Exynos3250 ADC IP. Exynos3250 has
special clock ('sclk_adc') for ADC which provide clock to internal ADC.

Signed-off-by: Chanwoo Choi <[email protected]>
Acked-by: Kyungmin Park <[email protected]>
Reviewed-by: Naveen Krishna Chatradhi <[email protected]>
Reviewed-by: Tomasz Figa <[email protected]>
Acked-by: Kukjin Kim <[email protected]>
Acked-by: Arnd Bergmann <[email protected]>
Applied to the togreg branch of iio.git - pushed out as testing for now.

---
  .../devicetree/bindings/arm/samsung/exynos-adc.txt | 25 ++++++++++++++++++++--
  1 file changed, 23 insertions(+), 2 deletions(-)

diff --git a/Documentation/devicetree/bindings/arm/samsung/exynos-adc.txt 
b/Documentation/devicetree/bindings/arm/samsung/exynos-adc.txt
index 832fe8c..adc61b0 100644
--- a/Documentation/devicetree/bindings/arm/samsung/exynos-adc.txt
+++ b/Documentation/devicetree/bindings/arm/samsung/exynos-adc.txt
@@ -14,14 +14,21 @@ Required properties:
                                for exynos4412/5250 controllers.
                        Must be "samsung,exynos-adc-v2" for
                                future controllers.
+                       Must be "samsung,exynos3250-adc" for
+                               controllers compatible with ADC of Exynos3250.
  - reg:                        Contains ADC register address range (base 
address and
                        length) and the address of the phy enable register.
  - interrupts:                 Contains the interrupt information for the 
timer. The
                        format is being dependent on which interrupt controller
                        the Samsung device uses.
  - #io-channel-cells = <1>; As ADC has multiple outputs
-- clocks               From common clock binding: handle to adc clock.
-- clock-names          From common clock binding: Shall be "adc".
+- clocks               From common clock bindings: handles to clocks specified
+                       in "clock-names" property, in the same order.
+- clock-names          From common clock bindings: list of clock input names
+                       used by ADC block:
+                       - "adc" : ADC bus clock
+                       - "sclk" : ADC special clock (only for Exynos3250 and
+                                  compatible ADC block)
  - vdd-supply          VDD input supply.

  Note: child nodes can be added for auto probing from device tree.
@@ -41,6 +48,20 @@ adc: adc@12D10000 {
        vdd-supply = <&buck5_reg>;
  };

+Example: adding device info in dtsi file for Exynos3250 with additional sclk
+
+adc: adc@126C0000 {
+       compatible = "samsung,exynos3250-adc", "samsung,exynos-adc-v2;
+       reg = <0x126C0000 0x100>, <0x10020718 0x4>;
+       interrupts = <0 137 0>;
+       #io-channel-cells = <1>;
+       io-channel-ranges;
+
+       clocks = <&cmu CLK_TSADC>, <&cmu CLK_SCLK_TSADC>;
+       clock-names = "adc", "sclk";
+
+       vdd-supply = <&buck5_reg>;
+};

  Example: Adding child nodes in dts file



--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to [email protected]
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

Reply via email to