I thought it was setting the MEM and IO bits in the COMMAND register on PCI devices, but clearly in general it is not.
Should it? ron
I thought it was setting the MEM and IO bits in the COMMAND register on PCI devices, but clearly in general it is not.
Should it? ron