================
@@ -3736,7 +3736,8 @@ static bool isRegRegScaleLoadOrStore(SDNode *User,
SDValue Add,
return false;
EVT VT = cast<MemSDNode>(User)->getMemoryVT();
if (!(VT.isScalarInteger() &&
- (Subtarget.hasVendorXTHeadMemIdx() || Subtarget.hasVendorXqcisls())) &&
+ (Subtarget.hasStdExtZilx() || Subtarget.hasVendorXTHeadMemIdx() ||
+ Subtarget.hasVendorXqcisls())) &&
!((VT == MVT::f32 || VT == MVT::f64) &&
Subtarget.hasVendorXTHeadFMemIdx()))
----------------
lenary wrote:
Ok, fair enough.
I wondered if we could do something like `hasIndexLoadStore(MVT AccessTy,
unsigned Shamt)` but I don't mind if the answer is still "no".
https://github.com/llvm/llvm-project/pull/209420
_______________________________________________
llvm-branch-commits mailing list
[email protected]
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits
