http://llvm.org/bugs/show_bug.cgi?id=15267

            Bug ID: 15267
           Summary: Sign extend from <4 x i1> to <4 x i64> - wrong code
                    generated
           Product: libraries
           Version: trunk
          Hardware: PC
                OS: All
            Status: NEW
          Severity: normal
          Priority: P
         Component: Backend: X86
          Assignee: [email protected]
          Reporter: [email protected]
                CC: [email protected]
    Classification: Unclassified

The generated code for this testcase is wrong.

define <4 x i64> @test3(<4 x i1>* %in) nounwind {
  %wide.load35 = load <4 x i1>* %in, align 1
  %sext = sext <4 x i1> %wide.load35 to <4 x i64>
  ret <4 x i64> %sext
}

        movzbl  (%rcx), %eax
        shlq    $63, %rax
        sarq    $63, %rax
        vmovd   %rax, %xmm0
        vbroadcastsd    %xmm0, %ymm0
        ret

-- 
You are receiving this mail because:
You are on the CC list for the bug.
_______________________________________________
LLVMbugs mailing list
[email protected]
http://lists.cs.uiuc.edu/mailman/listinfo/llvmbugs

Reply via email to