Re: [m5-users] mystery on missing L2 write reqs.

[Jiayuan Meng]

Oh I see. Thanks for the information. I think I misunderstood the inside 
mechanism of cache levels.
_______________________________________________
m5-users mailing list
m5-users@m5sim.org
http://m5sim.org/cgi-bin/mailman/listinfo/m5-users