If one were to build a microprocessor SPECIFICALLY suited to LL testing,
what would the assembly instruction set look like? Approximately what
would the architecture look like? Speed shouldn't be an issue because
there's never enough anyway and we're trying to work smarter not harder.
Thanks,
-Chuck
--
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
: WWW: http://www.silverlink.net/poke : Boycott Microsot :
: E-Mail: [EMAIL PROTECTED] : http://www.vcnet.com/bms :
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
________________________________________________________________
Unsubscribe & list info -- http://www.scruz.net/~luke/signup.htm
