On Tue, Sep 15, 2026 at 12:02 PM Trevor Gamblin <[email protected]> wrote:
> The string 'riscv64' is a generic descriptor for the 64-bit RISC-V ISA, > and can mean different things under different contexts. In the case of > tune-riscv.inc, it has served as an alias for the 'riscv64gc' profile > which packages are typically built against, resulting in the following > output (from a typical bitbake preamble): > > |TUNE_FEATURES = "rv 64 i m a f d c zicsr zifencei" > > Modify tune-riscv.inc to avoid overloading the 'riscv64' string in this > way, instead setting DEFAULTTUNE to 'riscv64gc', and changing other > occurrences to match. TUNE_FEATURES remains the same under this > adjustment, but the .inc file is clearer which profile is being > targeted. > > Signed-off-by: Trevor Gamblin <[email protected]> > --- > meta/conf/machine/include/riscv/tune-riscv.inc | 10 +++++----- > 1 file changed, 5 insertions(+), 5 deletions(-) > > diff --git a/meta/conf/machine/include/riscv/tune-riscv.inc > b/meta/conf/machine/include/riscv/tune-riscv.inc > index 12c1125c8b..f55c122fe3 100644 > --- a/meta/conf/machine/include/riscv/tune-riscv.inc > +++ b/meta/conf/machine/include/riscv/tune-riscv.inc > @@ -1,15 +1,15 @@ > require conf/machine/include/riscv/arch-riscv.inc > > -DEFAULTTUNE ?= "riscv64" > +DEFAULTTUNE ?= "riscv64gc" > > -AVAILTUNES += "riscv64 riscv32 riscv64nc riscv64nf riscv32nf" > +AVAILTUNES += "riscv64gc riscv32gc riscv64nc riscv64nf riscv32nf" > > # Default > -TUNE_FEATURES:tune-riscv64 := "${@oe.tune.riscv_isa_to_tune("rv64gc")}" > -PACKAGE_EXTRA_ARCHS:tune-riscv64 = "${TUNE_RISCV_PKGARCH}" > +TUNE_FEATURES:tune-riscv64gc := "${@oe.tune.riscv_isa_to_tune("rv64gc")}" > +PACKAGE_EXTRA_ARCHS:tune-riscv64gc = "${TUNE_RISCV_PKGARCH}" > > TUNE_FEATURES:tune-riscv32 := "${@oe.tune.riscv_isa_to_tune("rv32gc")}" > AVAILTUNES (riscv32 → riscv32gc) and PACKAGE_EXTRA_ARCHS:tune-riscv32 → :tune-riscv32gc, are renamed but not TUNE_FEATURES:tune-riscv32. > -PACKAGE_EXTRA_ARCHS:tune-riscv32 = "${TUNE_RISCV_PKGARCH}" > +PACKAGE_EXTRA_ARCHS:tune-riscv32gc = "${TUNE_RISCV_PKGARCH}" > > # No float > TUNE_FEATURES:tune-riscv64nf := > "${@oe.tune.riscv_isa_to_tune("rv64imac_zicsr_zifencei")}" > -- > 2.55.0 > >
-=-=-=-=-=-=-=-=-=-=-=- Links: You receive all messages sent to this group. View/Reply Online (#246247): https://lists.openembedded.org/g/openembedded-core/message/246247 Mute This Topic: https://lists.openembedded.org/mt/121267420/21656 Group Owner: [email protected] Unsubscribe: https://lists.openembedded.org/g/openembedded-core/unsub [[email protected]] -=-=-=-=-=-=-=-=-=-=-=-
