All, thanks again. It's extremely helpful to lean on your experience!
>Did you create the schematic?
No. In fact, I don't have a copy of it yet. I suspect it'll need some cleanup. At present, I'm working off a preliminary BOM.
>Which size BGAs are you using? Must all your main ICs be BGA?
I agree. I've been working to limit BGA use that would force special board fabrication. I can always fall back to the BGA package is space requires it. I assume it would be preferable to add more layers than use blind vias?
176 pin, 0.8mm pitch, 12x12mm package:
This one would force me to special board fab techniques, I think, either blind vias or very aggressive fab (.015/.006 via). I convinced them to use the QFP package.
56 pin, .65mm pitch BGA: Tight pitch! This is switched to TSSOP package.
64 pin, 1mm, 10x13mm package: This is a keeper. It only comes in BGA, and I don't expect real difficult routing.
>Can you mount components on both sides of the PCB? Thankfully, yes. I'd like to place large body parts all on a common side.
>Do you have a main processor, or is it an FPGA, or, a processor with an FPGA for SDram & bus control?
>To what % peak clock rate are you using in the FPGA/SDram combination, are you using the DQMs?
>Do you have an analog AD/DA sections, do they need to be quarantined, does it need to be on the same PCB?
Main processor, flash memory (1mm BGA), EEPROM, various communication devices, analog data acquisition.
Low speed, 16Mhz, 50kSPs ADCs.
Analog circuits need to be quarantined.
Regards, Steve
____________________________________________________________ You are subscribed to the PEDA discussion forum
To Post messages: mailto:[EMAIL PROTECTED]
Unsubscribe and Other Options: http://techservinc.com/mailman/listinfo/peda_techservinc.com
Browse or Search Old Archives (2001-2004): http://www.mail-archive.com/[EMAIL PROTECTED]
Browse or Search Current Archives (2004-Current): http://www.mail-archive.com/[EMAIL PROTECTED]
