Leon Heller wrote:
From: "bob stephens" <[EMAIL PROTECTED]>
Reply-To: Protel EDA Discussion List <[EMAIL PROTECTED]>
To: <[EMAIL PROTECTED]>, "'Protel EDA Discussion List'" <[EMAIL PROTECTED]>
Subject: RE: [PEDA] Difficult to justify upgrading. Any decent alternatives?
Date: Mon, 22 Nov 2004 06:36:37 -0800
This raises some interesting questions:
Does anyone actually use Protel for FPGA design in favor of OEM tools?
I asked this question on the comp.arch.fpga NG - no responses. 8-)
I tried it for Xilinx FPGAs, but couldn't get it to work (P99SE). But, I hated the Aldec schematic entry part of the Xilinx Foundation and early Ise package. (They now use their own entry package that is no better.) You get about 3 schematic blocks (FFs, registers, gates) per page with their awful schematic library.
So, I figured out how to get from Protel schematic to VHDL netlist. There
are some quirks there, like you have to restart Protel99 after EVERY VHDL
netlist generated, or it hangs. And, I had to do some manual modification of the
VHDL to make it acceptable to Xilinx. But, it works. Is it worth the effort?
I can't say more than maybe. It makes it a lot less integrated, that's for sure.
Jon
____________________________________________________________ You are subscribed to the PEDA discussion forum
To Post messages: mailto:[EMAIL PROTECTED]
Unsubscribe and Other Options: http://techservinc.com/mailman/listinfo/peda_techservinc.com
Browse or Search Old Archives (2001-2004): http://www.mail-archive.com/[email protected]
Browse or Search Current Archives (2004-Current): http://www.mail-archive.com/[email protected]
