anyone else have issues with asian bd houses not spotting the NTPs ?
i use a few shops and have never had trouble, but now with a new one the holes came plated (no pads), wasn't a big deal in this case
i heard some noises about this on the DXP list to the effect that some shops expect a separate drill file for the NTPs
i sent the DRR but i guess they didn't read it or understand it
one time on a different job they held a job because i had a trace too close to a pad (at least as observed looking at a single layer)
i explained that it was fine because they were all on the same net (joined on a different layer)
they couldn't understand what i was saying
after a series of emails the last one from them was
PLEASE ANSWER - RESEND - RESEND ENGINEERING WANT TO KNOW OPEN OR SHORT OPEN OR SHORT ????
i replied simply SHORT
and all was well
Dennis Saputelli
_______________________________________________________________________ Integrated Controls, Inc. Tel: 415-647-0480 EXT 107 2851 21st Street Fax: 415-647-3003 San Francisco, CA 94110 www.integratedcontrolsinc.com
Brad Velander wrote:
Dean, Without knowing how it may effect things on the rest of the design, you could move your keepout to any distance outside of the board outline. Then set a clearance rule using Object Type - Keepout and some suitable spacing to the point at which you want to constrain things inside the board outline. You could set Scope B to a different object type to control the clearance to any number of different objects. For your pads near the board outline you could use a Scope B of Pad Class or some other manner of defining just those pads that are closer. Using Object Type - Keepout is no different for layer specific keepouts or keepout layer objects.
Sincerely, Brad Velander Senior PCB Designer Northern Airborne Technology 1925 Kirschner Rd., Kelowna, BC, V1Y 4N7. tel (250) 763-2329 ext. 225 fax (250) 762-3374
-----Original Message----- From: Nukien [mailto:[EMAIL PROTECTED] Sent: April 4, 2005 3:39 PM To: Protel EDA Discussion List Subject: [PEDA] How to set clearance constraint for pads close to keepoutlayer
____________________________________________________________ You are subscribed to the PEDA discussion forum
To Post messages: mailto:[email protected]
Unsubscribe and Other Options: http://techservinc.com/mailman/listinfo/peda_techservinc.com
Browse or Search Old Archives (2001-2004): http://www.mail-archive.com/[email protected]
Browse or Search Current Archives (2004-Current): http://www.mail-archive.com/[email protected]
