>>>>> Kevin Lawton <[EMAIL PROTECTED]> writes:
Kevin> 

The problem is that the typical PC architecture maps PCI interrupt
lines to ISA interrupt levels only as a function of the PCI interrupt
number. Non-PC architectures often map PCI to native as a function of
both PCI interrupt number and slot number, allowing up to four
interrupts per PCI slot.

/Magnus

Kevin> FWIW, the PCI idea is pretty cool.  Though it was a real big mistake
Kevin> to include interrupt lines (those A,B,C,D lines) as part of the
Kevin> spec.  What a mess.  When I was reading a PCI book, I thought
Kevin> hey this is a pretty cool architecture until I got to the part
Kevin> where they talked about interrupt lines.  WTF?  Interrupt
Kevin> handler chaining - did we learn nothing from the past?  Then they
Kevin> explain that a newer mechanism was added which doesn't require
Kevin> these.  But of course, then you have both mechanisms.  This
Kevin> is too familiar to me.
Kevin> 
Kevin> Just a dream of mine, but for once I'd like to see a spec
Kevin> for some hardware that was built correctly from day 1.  But then,
Kevin> it would naturally support VM'ability, so ...
Kevin> 
Kevin> -Kevin
Kevin> 
Kevin> -- 
Kevin> =-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Kevin> Kevin Lawton                        [EMAIL PROTECTED]
Kevin> MandrakeSoft, Inc.                  Plex86 developer
Kevin> http://www.linux-mandrake.com/      http://www.plex86.org/
Kevin> 
Kevin> 

Reply via email to