On Sat, Aug 04, 2001 at 11:34:13AM -0500, JP Urban wrote:
> All these compile errors tend to beg at the question though, Why hasn't
> anyone posted binaries yet?  Is there something particularly important
> about how it accesses the kernel that it NEEDS to be compiled for each
> particular computer's kernel?

Yes, every kernel has (or potentially has) a different interface between
modules and the main kernel.
> 
> I've been fighting with compiling for nearly two weeks now and I just
> cannot figure it out.  I'm not a particularly experienced coder, so I
> really can't go in to fix most of this stuff on my own.  I'm eager to see
> someone post the patch that was mentioned about the timer problem.  I've
> been hit with that one a couple of times.
> 
Index: kernel/system-mon.c
===================================================================
RCS file: /cvsroot-plex86/plex86/kernel/system-mon.c,v
retrieving revision 1.6
diff -u -r1.6 system-mon.c
--- kernel/system-mon.c 2001/06/10 03:41:28     1.6
+++ kernel/system-mon.c 2001/08/04 15:54:54
@@ -418,7 +418,7 @@
 {
   Bit64u t0, t1, cyclesInPeriod;
   unsigned id;
-  timer_t *timer = vm->system.timer;
+  plex86_timer_t *timer = vm->system.timer;
  
   t0 = 0; /* Beginning of time window. */
 
Index: kernel/include/monitor.h
===================================================================
RCS file: /cvsroot-plex86/plex86/kernel/include/monitor.h,v
retrieving revision 1.38
diff -u -r1.38 monitor.h
--- kernel/include/monitor.h    2001/06/11 04:24:08     1.38
+++ kernel/include/monitor.h    2001/08/04 15:54:54
@@ -544,7 +544,7 @@
   void   (*callback)(void *, unsigned);
   void    *thisPtr;
   unsigned space;
-  } timer_t;
+  } plex86_timer_t;
 
 /*
  * Complete state of the VM (Virtual Machine)
@@ -651,7 +651,7 @@
   struct {
     unsigned intr; /* INTR bus line */
     unsigned hrq;  /* Hold ReQuest bus line for DMA */
-    timer_t    timer[MAX_TIMERS];
+    plex86_timer_t    timer[MAX_TIMERS];
     unsigned   num_timers;
     Bit64u     cyclesInPeriod;
     Bit64u     cyclesRemaining;

Reply via email to