I'm looking forward to the PCB conference that's coming soon to see if the
new router will work better. Protel is supposed to be showing something.

Tony

> -----Original Message-----
> From: [EMAIL PROTECTED] [mailto:[EMAIL PROTECTED]]On
> Behalf Of Jon Elson
> Sent: Friday, March 15, 2002 12:31 PM
> To: Protel EDA Forum
> Subject: Re: [PEDA] Limitations on InternalPlane layers
>
>
> "Cobbe,John" wrote:
>
> > Hi Kiernan
> > You will not be able to route on the internal plane layers.
>
> There is a way to do this.  You can define a new split plane region
> for every net you will route on the plane.  If there are just a few nets
> left to route, and they won't mind a lot of extra capacitance, then this
> will work.  Many times, there might be a reset signal, voltage reference
> or some other signal that can be routed on the plane layer to allow other
> nets the room to be routed on the signal layers.
>
> Usually, I can find some awful "knot" that the autorouter has created
> that blocks many routes form being made.  After a manual cleanup
> pass to remove the knots and traces that have been placed to violate
> the layer bias, it is possible to complete the routing with
> little trouble.
>
> Jon
>

* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED]
*
* To leave this list visit:
* http://www.techservinc.com/protelusers/leave.html
*
* Contact the list manager:
* mailto:[EMAIL PROTECTED]
*
* Forum Guidelines Rules:
* http://www.techservinc.com/protelusers/forumrules.html
*
* Browse or Search previous postings:
* http://www.mail-archive.com/proteledaforum@techservinc.com
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *

Reply via email to