On 25/02/19 14:37, Yang Weijiang wrote:
> +#define MSR_IA32_PL0_SSP                0x6a4
> +#define MSR_IA32_PL3_SSP                0x6a7

Please add PL1 and PL2 SSP too.

Paolo

Reply via email to