Hi!

I have tested two boards, one with revision 0c and one with revision 0d.
No difference here. 
I have also implemented a status array, the returns the last 16 status codes
before the missing signal:
The result is:
2050 0050 4050 0050 4050 0050 2050 0050 4050 0050 4050 0050 2050 0050 4050 0050
I have the sequence: Receive two messages, send one message, receive two, send 
one...
However, at the end I have received only one frame and not two (at least status 
indicates that).
Or: Within one interrupt both frames come in.

When I increase the size of my short, second message from 80 to 200 byte 
everything works
perfectly. Then I never get the communication error.
This is the workaround I use currently.

This all looks really strange to me. I have no idea what the reason for this 
could be...

Regards

Mathias

> > rx_bug is set to 0. 
> > The eepro100 is a fairly new PCI plug in board from Intel (PRO/100 Desktop
> adapter).
> > Thus, I do not think that "old" bugs are on this chip...
> 
> Which revision is it then?


-- 
Mathias Koehrer
[EMAIL PROTECTED]


Viel oder wenig? Schnell oder langsam? Unbegrenzt surfen + telefonieren
ohne Zeit- und Volumenbegrenzung? DAS TOP ANGEBOT JETZT bei Arcor: günstig
und schnell mit DSL - das All-Inclusive-Paket für clevere Doppel-Sparer,
nur  44,85 €  inkl. DSL- und ISDN-Grundgebühr!
http://www.arcor.de/rd/emf-dsl-2

-------------------------------------------------------------------------
Using Tomcat but need to do more? Need to support web services, security?
Get stuff done quickly with pre-integrated technology to make your job easier
Download IBM WebSphere Application Server v.1.0.1 based on Apache Geronimo
http://sel.as-us.falkag.net/sel?cmd=lnk&kid=120709&bid=263057&dat=121642
_______________________________________________
RTnet-users mailing list
RTnet-users@lists.sourceforge.net
https://lists.sourceforge.net/lists/listinfo/rtnet-users

Reply via email to