> Are the SAMdac and EDDAC both 8-bit stereo on the same ports?

They are the same. What I ment was 'SAMDAC (or EDDAC)'

When I made the 1st 'SAMDAC' I did'nt have a good name for it and just
called it 'SAMDAC'
shortly after I called it 'EDDAC'Which stands for 'Edwin's Dual DAC' so it
would not be confused with
the 'mono DAC' which was called 'SAMDAC' by some.

the 'EDDAC' consists of two latches connected to the printerport and clocked
by the stroble pulse.
(In case for those of you don't are familiar with it:)
a R2R resistor construction was added to each latch output and its stereo
output was connected to the
'lightgun' from where the 5V supply was taken so sound would come through
your TV/Monitor.
Steffan Drissen made some colorful screens discribing how to build it
yourself  and are on a FRED disk
If enough interrest I could redraw the schematic and make a online version

> > Will you also implement  a COM port ?
>
> Would that be for a modem, or did you have something else in mind?

A Modem,  is one of them...

> I did have a bit of a play with the serial port stuff, which was enough to
get
> it to talk to my modem on COM1, but not enough to add to the GUI.  I
managed
> to extract a few details from Simon Cooke's Termite source (is there a
binary
> of that available?) to get that working, but I don't have any other docs
to
> work with - can anyone help me with that?

You can get a PDF of the UART at my website. comms interface ports (copied
from a comet source):

;COMMs interface.

;- equates -----------------------------------------------------

;-Comms interface UART IO Ports -

mr:           EQU  &F8EC ;Mode registers 1 and 2        (RD/WR)
sr:           EQU  &F9EC ;Status register               (RD)
csr:          EQU  &F9EC ;Clock select register         (WR)
cr:           EQU  &FAEC ;Command Register              (WR)
rhr:          EQU  &FBEC ;read holding register         (RD)
thr:          EQU  &FBEC ;transmit holding register     (WR)
acr:          EQU  &FCEC ;Auxilairy control register    (WR)
isr:          EQU  &FDEC ;Interrupt status register     (RD)
imr:          EQU  &FDEC ;Interrupt mask register       (WR)

ctu:          EQU  &FEEC ;counter hi byte               (RD)
ctur:         EQU  &FEEC ;counter hi byte preset        (WR)
ctl:          EQU  &FFEC ;counter lo byte               (RD)
ctlr:         EQU  &FFEC ;counter lo byte preset        (WR)


Edwin Blink

[EMAIL PROTECTED]
http://www.designing.myweb.nl/samcoupe/index.htm

Reply via email to