[gem5-users] Building a DTB file for NoMali Android

[Sebastian Cai]

Hello All,


I've successfully built and run Android KitKat within gem5, and for the next 
step I want to incorporate NoMali. I have successfully followed the 
instructions on http://gem5.org/Android_KitKat up to adding to the device tree. 
Android by default seems to use the dtb file: 
vexpress.aarch32.ll_20131205.0-gem5.1cpu.dtb. I can't find the dts file for 
that so I may build a new dtb file.

After looking around a bit, it seems that it could use the 
vexpress-v2p-ca15-tc1-gem5.dts that comes with the linux-arm-gem5 kernel 
repository. However, I'm trying to run the command make in the 
/linux-arm-gem5/arch/arm/boot/dts directory, but it just returns: rm -f 
/../*.dtb.


So my question is, which dts file do I edit to include gpu, and if its the 
linux-arm-gem5 one, how do I actually build the necessary dtb file.


Thanks,

Sebastian

___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] GEM5 SPARC SE mode O3 CPU - no TLB info

[Jason Lowe-Power]

Hello Monir,

You're correct that in SE mode the TLB is never accessed. You'll have to
use FS mode if you want to use a TLB model.

If you want to dump periodic stats, you can use a method similar to how the
Simulation.py script takes periodic checkpoints.
You can put "m5.simulate(period)" in a loop and call m5.stats.dump() and
m5.stats.reset() after each simulation period.

Overall, the support for SPARC in gem5 is not as robust as the support for
x86 and ARM. I don't know how well full-system is support for SPARC. SPEC
should work for x86 and ARM in FS mode.

Jason

On Tue, Jul 19, 2016 at 11:38 AM Zaman, Monir 
wrote:

> Hello All,
> I am new to GEM5. Currently able to run SPEC benchmark in the SE mode with
> Detailed CPU. I ran the bzip2 with “test” input which took around 18 hours
> to complete.
>
> I am running the SPARC-Linux SE mode. Now, I wanted to get the stats to
> pass onto McPAT for power numbers, but in the config.ini file, I see the
> “system.cpu.dtb” and “system.cpu.itb” for DTLB and ITLB respectively, but
> there is nothing in the stats.txt file. I am looking for TLB Access, TLB
> Misses information to put into the “Niagara1.xml” in McPAT.
>
> The command I used to run:
>
> gem5/gem5-stable/build/SPARC/gem5.perf --outdir=test_bzip2_output
> gem5/gem5-stable/configs/example/spec06_config.py -n 1 --cpu-type=detailed
> --caches --l1d_size=8kB --l1i_size=16kB --l2cache --l2_size=3MB
> --l2_assoc=12 --cpu-clock=1.2GHz --sys-voltage=1.2V --benchmark=bzip2
> --benchmark_stdout=test_bzip2_output/bzip2.out
> --benchmark_stderr=test_bzip2_output/bzip2.err
>
> I don’t know how to configure the TLB info in the Command line using
> different flags/switches (just like the —l1d_size or —l1i_size etc).
> Below is the config.ini files:
>
>  47 [system.cpu]
>
>  48 type=DerivO3CPU
>
>  49 children=branchPred dcache dtb fuPool icache interrupts isa itb
> tracer workload
>
>  50 LFSTSize=1024
>
>  51 LQEntries=32
>
>  75 dtb=system.cpu.dtb
>
>
> [system.cpu.dtb]
>
> 188 type=SparcTLB
>
> 189 eventq_index=0
>
> 190 size=64
>
> Is there any TLB support in the SE mode? I do see the “SparcTLB” in the
> config file, so if there is any modification I need to do to get TLB info,
> that would be great to know.
>
> On a separate note, how can I generate the stats.txt file for every 10
> simulated seconds of the workload in SE mode?
>
> I searched and saw some attempt of running the FS mode for SPARC T1, but
> didn’t see any successful ones. Is it possible to do (with reasonable
> effort)?
>
> /Monir
> ___
> gem5-users mailing list
> gem5-users@gem5.org
> http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

Re: [gem5-users] gem5 Mount another disk.

[Oscar Rosell]

Hi,

Not sure why you're getting that. I would try this (in order):

1-  Try doing the umount again.
2-  Reboot the machine (if you can) and try again

Oscar Rosell - Metempsywww.metempsy.com



 On Tue, 19 Jul 2016 17:06:45 +0100 Yifeng Liu  
wrote  

Hello all:

I am new to gem5. I previously mount a ARM disk by using the following command:
sudo mount -o loop,offset=32256 linux-aarch32-ael.img /mnt
sudo umount /mnt
It works fine. however, i want to mount a X86 disk to /mnt 
and I use the following command

sudo mount -o loop,offset=32256 linux-x86.img /mnt

and it gives me a error.

mount: according to mtab /home/yifeng/gem5-Dir/FS-files/X86/disks/linux-x86.img 
is already mounted on /mnt as loop

Any helps would be appreciate. 


___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users




___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

[gem5-users] GEM5 SPARC SE mode O3 CPU - no TLB info

[Zaman, Monir]

Hello All,
I am new to GEM5. Currently able to run SPEC benchmark in the SE mode with 
Detailed CPU. I ran the bzip2 with “test” input which took around 18 hours to 
complete.

I am running the SPARC-Linux SE mode. Now, I wanted to get the stats to pass 
onto McPAT for power numbers, but in the config.ini file, I see the 
“system.cpu.dtb” and “system.cpu.itb” for DTLB and ITLB respectively, but there 
is nothing in the stats.txt file. I am looking for TLB Access, TLB Misses 
information to put into the “Niagara1.xml” in McPAT.

The command I used to run:

gem5/gem5-stable/build/SPARC/gem5.perf --outdir=test_bzip2_output 
gem5/gem5-stable/configs/example/spec06_config.py -n 1 --cpu-type=detailed 
--caches --l1d_size=8kB --l1i_size=16kB --l2cache --l2_size=3MB 
--l2_assoc=12 --cpu-clock=1.2GHz --sys-voltage=1.2V --benchmark=bzip2 
--benchmark_stdout=test_bzip2_output/bzip2.out 
--benchmark_stderr=test_bzip2_output/bzip2.err

I don’t know how to configure the TLB info in the Command line using different 
flags/switches (just like the —l1d_size or —l1i_size etc).
Below is the config.ini files:

 47 [system.cpu]

 48 type=DerivO3CPU

 49 children=branchPred dcache dtb fuPool icache interrupts isa itb tracer 
workload

 50 LFSTSize=1024

 51 LQEntries=32

 75 dtb=system.cpu.dtb



[system.cpu.dtb]

188 type=SparcTLB

189 eventq_index=0

190 size=64

Is there any TLB support in the SE mode? I do see the “SparcTLB” in the config 
file, so if there is any modification I need to do to get TLB info, that would 
be great to know.

On a separate note, how can I generate the stats.txt file for every 10 
simulated seconds of the workload in SE mode?

I searched and saw some attempt of running the FS mode for SPARC T1, but didn’t 
see any successful ones. Is it possible to do (with reasonable effort)?

/Monir
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

[gem5-users] gem5 Mount another disk.

[Yifeng Liu]

Hello all:

I am new to gem5. I previously mount a ARM disk by using the following command:
sudo mount -o loop,offset=32256 linux-aarch32-ael.img /mnt
sudo umount /mnt
It works fine. however, i want to mount a X86 disk to /mnt 
and I use the following command

sudo mount -o loop,offset=32256 linux-x86.img /mnt

and it gives me a error.

mount: according to mtab /home/yifeng/gem5-Dir/FS-files/X86/disks/linux-x86.img 
is already mounted on /mnt as loop

Any helps would be appreciate. 


___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users

[gem5-users] ARM FS Timing/Minor on latest gem5

[Vanchinathan Venkataramani]

Hi all

I am trying to use the latest version of gem5 on ARMV8 FS with Linux kernel
4.3.

I can successfully create checkpoint and restore for num_cpu =2 in atomic
mode. However, when I restore with Minor/Timing CPU, the simulation keeps
on running and never exits. If I understand correctly, there is something
going wrong in lock related instructions as per the instruction execution
trace.

I would like to know if anyone encountered the same problem and solutions
if any. My execution command is stated in [1]

Thanks a lot in advance!

[1] - ./build/ARM/gem5.opt -d m5out/hello/ configs/example/fs.py
--kernel=/home/abc/linux-arm-gem5/vmlinux --machine-type=VExpress_GEM5_V1
--dtb-file=/home/abc/gem5/system/arm/dt/armv8_gem5_v1_2cpu.dtb
--disk-image=aarch64-ubuntu-trusty-headless.img --num-cpu=2
--script=/home/abc/gem5/hello.rcS --mem-size=2GB --mem-type=SimpleMemory -r
1 --restore-with-cpu=timing
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users