Re: [PATCH v1 4/7] ARM: dts: apq8064: Add MDP support

2015-08-06 Thread Rob Clark
On Wed, Aug 5, 2015 at 9:27 PM, Stephen Boyd sb...@codeaurora.org wrote:
 On 07/28/2015 05:54 AM, Srinivas Kandagatla wrote:

 @@ -618,5 +633,77 @@
 compatible = qcom,tcsr-apq8064, syscon;
 reg = 0x1a40 0x100;
 };
 +
 +   hdmi: qcom,hdmi-tx@4a0 {
 +   compatible = qcom,hdmi-tx-8960;
 +   reg-names = core_physical;
 +   reg = 0x04a0 0x1000;
 +   interrupts = GIC_SPI 79 0;
 +   clock-names =
 +   core_clk,
 +   master_iface_clk,
 +   slave_iface_clk;
 +   clocks =
 +   mmcc HDMI_APP_CLK,
 +   mmcc HDMI_M_AHB_CLK,
 +   mmcc HDMI_S_AHB_CLK;
 +   qcom,hdmi-tx-ddc-clk = tlmm_pinmux 70
 GPIO_ACTIVE_HIGH;
 +   qcom,hdmi-tx-ddc-data = tlmm_pinmux 71
 GPIO_ACTIVE_HIGH;
 +   qcom,hdmi-tx-hpd = tlmm_pinmux 72
 GPIO_ACTIVE_HIGH;


 These should use standard -gpios syntax. Please fix the binding/driver.

With this, and a couple of the other bindings, I'd chosen to follow to
follow the downstream bindings simply because I still need to use
downstream kernel on a handful of devices (for example, I have no a4xx
device which runs anything close to an upstream kernel, yet still
quite a lot of work to do in userspace/mesa there)..  this might be a
scenario that other kernel dev's in other subsystems aren't really
familiar with, but when it comes to gpu's, really only 10% or less of
the driver is in the kernel.  There is a massive sh**-ton of
complexity in terms of cmdstream building in userspace.

But if the change to do things upstream is not too intrusive I'd be
willing to carry the 'revert' patch as a downstream patch on top of
upstream.. or if we could reasonably support both bindings, that is
also an option.  Mostly I just haven't had time to look into it, since
unlike other drivers, when it comes to gpu stuff, the kernel is only
the tip of the (inverted) iceberg..

 +   pinctrl-names = default;
 +   pinctrl-0 = hdmi_pinctrl;
 +   };
 +
 +   gpu: qcom,adreno-3xx@430 {
 +   compatible = qcom,adreno-3xx;
 +   reg = 0x0430 0x2;
 +   reg-names = kgsl_3d0_reg_memory;
 +   interrupts = GIC_SPI 80 0;
 +   interrupt-names = kgsl_3d0_irq;
 +   clock-names =
 +   core_clk,
 +   iface_clk,
 +   mem_clk,
 +   mem_iface_clk;


 Please drop _clk and fix driver code as we've done for all other drivers.

 +   clocks =
 +   mmcc GFX3D_CLK,
 +   mmcc GFX3D_AHB_CLK,
 +   mmcc GFX3D_AXI_CLK,
 +   mmcc MMSS_IMEM_AHB_CLK;
 +   qcom,chipid = 0x03020002;
 +   qcom,gpu-pwrlevels {
 +   compatible = qcom,gpu-pwrlevels;
 +   qcom,gpu-pwrlevel@0 {
 +   qcom,gpu-freq = 45000;
 +   };
 +   qcom,gpu-pwrlevel@1 {
 +   qcom,gpu-freq = 2700;
 +   };
 +   };


 These should be OPPs. I see in the cover-letter we're asking to ignore this
 part of the binding. When is the binding and driver going to be fixed? The
 dts has been out of tree for quite some time and I assume work has been
 progressing on the driver even without this dts being in mainline so it
 doesn't make sense how pushing half-baked dts upstream is going to help. In
 fact, it's going to make things worse if someone complains that we're not
 maintaining backwards compatibility and then have to hack up driver code to
 work both ways. At which point there's practically zero incentive to change
 anything in the binding or driver. It's better to fix the driver now and
 avoid these sorts of problems entirely.

again, it is a bit awkward thanks to having to deal with downstream
kernels while upstream catches up..

It does seem interesting to move to cpufreq for managing the gpu
speed, and maybe doing something more clever than all-or-nothing freq
scaling..  but yet again something where I really haven't had time to
investigate beyond yeah, that seems like a good idea..

It would be *really* nice if we had some mechanism to mark bindings
that we are not ready yet to call ABI, since on one hand we have an
upstream gpu driver and corresponding userspace to actually have some
interesting some interesting (ie. not just 

Re: [PATCH v1 4/7] ARM: dts: apq8064: Add MDP support

2015-08-05 Thread Stephen Boyd

On 07/28/2015 05:54 AM, Srinivas Kandagatla wrote:

@@ -618,5 +633,77 @@
compatible = qcom,tcsr-apq8064, syscon;
reg = 0x1a40 0x100;
};
+
+   hdmi: qcom,hdmi-tx@4a0 {
+   compatible = qcom,hdmi-tx-8960;
+   reg-names = core_physical;
+   reg = 0x04a0 0x1000;
+   interrupts = GIC_SPI 79 0;
+   clock-names =
+   core_clk,
+   master_iface_clk,
+   slave_iface_clk;
+   clocks =
+   mmcc HDMI_APP_CLK,
+   mmcc HDMI_M_AHB_CLK,
+   mmcc HDMI_S_AHB_CLK;
+   qcom,hdmi-tx-ddc-clk = tlmm_pinmux 70 
GPIO_ACTIVE_HIGH;
+   qcom,hdmi-tx-ddc-data = tlmm_pinmux 71 
GPIO_ACTIVE_HIGH;
+   qcom,hdmi-tx-hpd = tlmm_pinmux 72 GPIO_ACTIVE_HIGH;


These should use standard -gpios syntax. Please fix the binding/driver.


+   pinctrl-names = default;
+   pinctrl-0 = hdmi_pinctrl;
+   };
+
+   gpu: qcom,adreno-3xx@430 {
+   compatible = qcom,adreno-3xx;
+   reg = 0x0430 0x2;
+   reg-names = kgsl_3d0_reg_memory;
+   interrupts = GIC_SPI 80 0;
+   interrupt-names = kgsl_3d0_irq;
+   clock-names =
+   core_clk,
+   iface_clk,
+   mem_clk,
+   mem_iface_clk;


Please drop _clk and fix driver code as we've done for all other drivers.


+   clocks =
+   mmcc GFX3D_CLK,
+   mmcc GFX3D_AHB_CLK,
+   mmcc GFX3D_AXI_CLK,
+   mmcc MMSS_IMEM_AHB_CLK;
+   qcom,chipid = 0x03020002;
+   qcom,gpu-pwrlevels {
+   compatible = qcom,gpu-pwrlevels;
+   qcom,gpu-pwrlevel@0 {
+   qcom,gpu-freq = 45000;
+   };
+   qcom,gpu-pwrlevel@1 {
+   qcom,gpu-freq = 2700;
+   };
+   };


These should be OPPs. I see in the cover-letter we're asking to ignore 
this part of the binding. When is the binding and driver going to be 
fixed? The dts has been out of tree for quite some time and I assume 
work has been progressing on the driver even without this dts being in 
mainline so it doesn't make sense how pushing half-baked dts upstream is 
going to help. In fact, it's going to make things worse if someone 
complains that we're not maintaining backwards compatibility and then 
have to hack up driver code to work both ways. At which point there's 
practically zero incentive to change anything in the binding or driver. 
It's better to fix the driver now and avoid these sorts of problems 
entirely.


--
Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
a Linux Foundation Collaborative Project

--
To unsubscribe from this list: send the line unsubscribe linux-arm-msm in
the body of a message to majord...@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html


[PATCH v1 4/7] ARM: dts: apq8064: Add MDP support

2015-07-28 Thread Srinivas Kandagatla
From: Rob Clark robdcl...@gmail.com

This patch adds MDP node to APQ8064 dt.

Signed-off-by: Rob Clark robdcl...@gmail.com
[Srinivas Kandagatla] : updated with new style rpm regulators
Signed-off-by: Srinivas Kandagatla srinivas.kandaga...@linaro.org
---
 arch/arm/boot/dts/qcom-apq8064.dtsi | 87 +
 1 file changed, 87 insertions(+)

diff --git a/arch/arm/boot/dts/qcom-apq8064.dtsi 
b/arch/arm/boot/dts/qcom-apq8064.dtsi
index cba4ccb..7d2cc45 100644
--- a/arch/arm/boot/dts/qcom-apq8064.dtsi
+++ b/arch/arm/boot/dts/qcom-apq8064.dtsi
@@ -1,6 +1,7 @@
 /dts-v1/;
 
 #include skeleton.dtsi
+#include dt-bindings/gpio/gpio.h
 #include dt-bindings/clock/qcom,gcc-msm8960.h
 #include dt-bindings/reset/qcom,gcc-msm8960.h
 #include dt-bindings/clock/qcom,mmcc-msm8960.h
@@ -107,6 +108,20 @@
};
};
 
+   hdmi_pinctrl: hdmi-pinctrl {
+   mux1 {
+   pins = gpio69, gpio70, gpio71;
+   function = hdmi;
+   bias-pull-up;
+   drive-strength = 2;
+   };
+   mux2 {
+   pins = gpio72;
+   function = hdmi;
+   bias-pull-down;
+   drive-strength = 16;
+   };
+   };
ps_hold: ps_hold {
mux {
pins = gpio78;
@@ -618,5 +633,77 @@
compatible = qcom,tcsr-apq8064, syscon;
reg = 0x1a40 0x100;
};
+
+   hdmi: qcom,hdmi-tx@4a0 {
+   compatible = qcom,hdmi-tx-8960;
+   reg-names = core_physical;
+   reg = 0x04a0 0x1000;
+   interrupts = GIC_SPI 79 0;
+   clock-names =
+   core_clk,
+   master_iface_clk,
+   slave_iface_clk;
+   clocks =
+   mmcc HDMI_APP_CLK,
+   mmcc HDMI_M_AHB_CLK,
+   mmcc HDMI_S_AHB_CLK;
+   qcom,hdmi-tx-ddc-clk = tlmm_pinmux 70 
GPIO_ACTIVE_HIGH;
+   qcom,hdmi-tx-ddc-data = tlmm_pinmux 71 
GPIO_ACTIVE_HIGH;
+   qcom,hdmi-tx-hpd = tlmm_pinmux 72 GPIO_ACTIVE_HIGH;
+   pinctrl-names = default;
+   pinctrl-0 = hdmi_pinctrl;
+   };
+
+   gpu: qcom,adreno-3xx@430 {
+   compatible = qcom,adreno-3xx;
+   reg = 0x0430 0x2;
+   reg-names = kgsl_3d0_reg_memory;
+   interrupts = GIC_SPI 80 0;
+   interrupt-names = kgsl_3d0_irq;
+   clock-names =
+   core_clk,
+   iface_clk,
+   mem_clk,
+   mem_iface_clk;
+   clocks =
+   mmcc GFX3D_CLK,
+   mmcc GFX3D_AHB_CLK,
+   mmcc GFX3D_AXI_CLK,
+   mmcc MMSS_IMEM_AHB_CLK;
+   qcom,chipid = 0x03020002;
+   qcom,gpu-pwrlevels {
+   compatible = qcom,gpu-pwrlevels;
+   qcom,gpu-pwrlevel@0 {
+   qcom,gpu-freq = 45000;
+   };
+   qcom,gpu-pwrlevel@1 {
+   qcom,gpu-freq = 2700;
+   };
+   };
+   };
+
+   mdp: qcom,mdp@510 {
+   compatible = qcom,mdp;
+   reg = 0x0510 0xf;
+   interrupts = GIC_SPI 75 0;
+   connectors = hdmi;
+   gpus = gpu;
+   clock-names =
+   core_clk,
+   iface_clk,
+   lut_clk,
+   src_clk,
+   hdmi_clk,
+   mdp_clk,
+   mdp_axi_clk;
+   clocks =
+   mmcc MDP_CLK,
+   mmcc MDP_AHB_CLK,
+   mmcc MDP_LUT_CLK,
+   mmcc TV_SRC,
+   mmcc HDMI_TV_CLK,
+   mmcc MDP_TV_CLK,
+   mmcc 

Re: [PATCH v1 4/7] ARM: dts: apq8064: Add MDP support

2015-07-28 Thread Andreas Färber
Hi,

Am 28.07.2015 um 14:54 schrieb Srinivas Kandagatla:
 From: Rob Clark robdcl...@gmail.com
 
 This patch adds MDP node to APQ8064 dt.
 
 Signed-off-by: Rob Clark robdcl...@gmail.com
 [Srinivas Kandagatla] : updated with new style rpm regulators
 Signed-off-by: Srinivas Kandagatla srinivas.kandaga...@linaro.org
 ---
  arch/arm/boot/dts/qcom-apq8064.dtsi | 87 
 +
  1 file changed, 87 insertions(+)
 
 diff --git a/arch/arm/boot/dts/qcom-apq8064.dtsi 
 b/arch/arm/boot/dts/qcom-apq8064.dtsi
 index cba4ccb..7d2cc45 100644
 --- a/arch/arm/boot/dts/qcom-apq8064.dtsi
 +++ b/arch/arm/boot/dts/qcom-apq8064.dtsi
[...]
 + gpu: qcom,adreno-3xx@430 {
 + compatible = qcom,adreno-3xx;

I thought that wildcards were forbidden in compatible strings? Then this
should be replaced by the real number, with a fallback to the first
compatible one.

And can't we just name the node qcom,adreno without version suffix?

Regards,
Andreas

 + reg = 0x0430 0x2;
 + reg-names = kgsl_3d0_reg_memory;
 + interrupts = GIC_SPI 80 0;
 + interrupt-names = kgsl_3d0_irq;
 + clock-names =
 + core_clk,
 + iface_clk,
 + mem_clk,
 + mem_iface_clk;
 + clocks =
 + mmcc GFX3D_CLK,
 + mmcc GFX3D_AHB_CLK,
 + mmcc GFX3D_AXI_CLK,
 + mmcc MMSS_IMEM_AHB_CLK;
 + qcom,chipid = 0x03020002;
 + qcom,gpu-pwrlevels {
 + compatible = qcom,gpu-pwrlevels;
 + qcom,gpu-pwrlevel@0 {
 + qcom,gpu-freq = 45000;
 + };
 + qcom,gpu-pwrlevel@1 {
 + qcom,gpu-freq = 2700;
 + };
 + };
 + };
 +
 + mdp: qcom,mdp@510 {
 + compatible = qcom,mdp;
 + reg = 0x0510 0xf;
 + interrupts = GIC_SPI 75 0;
 + connectors = hdmi;
 + gpus = gpu;
 + clock-names =
 + core_clk,
 + iface_clk,
 + lut_clk,
 + src_clk,
 + hdmi_clk,
 + mdp_clk,
 + mdp_axi_clk;
 + clocks =
 + mmcc MDP_CLK,
 + mmcc MDP_AHB_CLK,
 + mmcc MDP_LUT_CLK,
 + mmcc TV_SRC,
 + mmcc HDMI_TV_CLK,
 + mmcc MDP_TV_CLK,
 + mmcc MDP_AXI_CLK;
 + };
   };
  };

-- 
SUSE Linux GmbH, Maxfeldstr. 5, 90409 Nürnberg, Germany
GF: Felix Imendörffer, Jane Smithard, Dilip Upmanyu, Graham Norton; HRB
21284 (AG Nürnberg)
--
To unsubscribe from this list: send the line unsubscribe linux-arm-msm in
the body of a message to majord...@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html