[PATCH] D121431: Split up large test files(over 10k lines) under clang/test/CodeGen/RISCV including:

This revision was automatically updated to reflect the committed changes. Closed by commit rG25df633c243f: Split up large test files(over 10k lines) under clang/test/CodeGen/RISCV… (authored by 4vtomat). Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION

[PATCH] D121431: Split up large test files(over 10k lines) under clang/test/CodeGen/RISCV including:

4vtomat created this revision. Herald added subscribers: VincentWu, luke957, achieveartificialintelligence, vkmr, frasercrmck, evandro, luismarques, apazos, sameer.abuasal, s.egerton, Jim, benna, psnobl, jocewei, PkmX, the_o, brucehoult, MartinMosbeck, rogfer01, edward-jones, zzheng, jrtc27,

[PATCH] D120967: [NFC] Divide tests into smaller files

4vtomat created this revision. Herald added subscribers: luke957, frasercrmck, luismarques, apazos, sameer.abuasal, s.egerton, Jim, jocewei, PkmX, the_o, brucehoult, MartinMosbeck, rogfer01, edward-jones, zzheng, jrtc27, niosHD, sabuasal, simoncook, johnrusso, rbar, asb. Herald added a project:

[PATCH] D120967: [NFC] Divide tests into smaller files

4vtomat added a comment. In D120967#3359188 , @kito-cheng wrote: > LGTM, but do you mind give more comment on SUMMARY to describe what you did? You are right lol. I've added some~ Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION

[PATCH] D120967: [NFC] Divide tests into smaller files

This revision was automatically updated to reflect the committed changes. Closed by commit rG5a148869d336: [NFC] Divide tests into smaller files (authored by 4vtomat). Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D120967/new/

[PATCH] D122370: Split up large test files under clang/test/CodeGen/RISCV

4vtomat added a comment. In D122370#3404590 , @MaskRay wrote: > I assume this is to improve test parallelism. Do you have runtime comparison? actually, this is to prevent single file from timeout due to many test cases, such as

[PATCH] D122370: Split up large test files under clang/test/CodeGen/RISCV

4vtomat created this revision. Herald added subscribers: s, VincentWu, luke957, vkmr, frasercrmck, evandro, luismarques, apazos, sameer.abuasal, s.egerton, Jim, benna, psnobl, jocewei, PkmX, the_o, brucehoult, MartinMosbeck, rogfer01, edward-jones, zzheng, jrtc27, kito-cheng, niosHD, sabuasal,

[PATCH] D122370: Split up large test files under clang/test/CodeGen/RISCV

4vtomat added a comment. In D122370#3412522 , @luismarques wrote: > What's the timeout value that is being exceeded? I guess it’s 60 seconds? Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D122370/new/

[PATCH] D158050: [RISCV] RISCV vector calling convention (2/2)

4vtomat updated this revision to Diff 555307. 4vtomat edited the summary of this revision. 4vtomat added a comment. Update commit message. Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D158050/new/ https://reviews.llvm.org/D158050 Files:

[PATCH] D158050: [RISCV] RISCV vector calling convention (2/2)

4vtomat updated this revision to Diff 555304. 4vtomat added a comment. Herald added subscribers: llvm-commits, hiraditya. Herald added a project: LLVM. Finish handling vector arguments in backend. Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION

[PATCH] D158050: [RISCV] RISCV vector calling convention (2/2)

4vtomat added a comment. `RVVArgDispatcher` is the class used to compute and maximize the register usage by using the vector argument information placed in `std::vector`, it's both used by `frontend` and `backend`. Currently I'm not sure where is the better file to place this class, so I just

[PATCH] D146054: [RISCV] Add --print-supported-extensions support

This revision was landed with ongoing or failed builds. This revision was automatically updated to reflect the committed changes. Closed by commit rG4b40ced4e5ba: [RISCV] Add --print-supported-extensions support (authored by 4vtomat). Changed prior to commit:

[PATCH] D158255: [RISCV][NFC] Update compile options for some vector crypto C intrinsics

This revision was landed with ongoing or failed builds. This revision was automatically updated to reflect the committed changes. Closed by commit rGbb47721fb743: [RISCV][NFC] Update compile options for some vector crypto C intrinsics (authored by 4vtomat). Repository: rG LLVM Github Monorepo

[PATCH] D158257: [RISCV] Add feature checks for vector crypto C intrinsics

This revision was landed with ongoing or failed builds. This revision was automatically updated to reflect the committed changes. Closed by commit rG8609819eb1c3: [RISCV] Add feature checks for vector crypto C intrinsics (authored by 4vtomat). Changed prior to commit:

[PATCH] D158255: [RISCV][NFC] Update compile options for some vector crypto C intrinsics

4vtomat updated this revision to Diff 554591. 4vtomat added a comment. Update Craig's comment. Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D158255/new/ https://reviews.llvm.org/D158255 Files:

[PATCH] D146054: [RISCV] Add --print-supported-extensions support

4vtomat updated this revision to Diff 554609. 4vtomat added a comment. Resolved MaskRay's comments. Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D146054/new/ https://reviews.llvm.org/D146054 Files: clang/include/clang/Driver/Options.td

[PATCH] D146054: [RISCV] Add --print-supported-extensions support

4vtomat added a comment. In D146054#4596571 , @MaskRay wrote: > In D146054#4587210 , @4vtomat wrote: > >> In D146054#4586067 , @MaskRay >> wrote: >> >>> I think the best

[PATCH] D154576: [RISCV] RISCV vector calling convention (1/2)

4vtomat added inline comments. Comment at: llvm/lib/Target/RISCV/RISCVCallingConv.td:52 // Same as CSR_Interrupt, but including all 64-bit FP registers. def CSR_XLEN_F64_Interrupt: CalleeSavedRegs<(add CSR_Interrupt, (sequence

[PATCH] D154576: [RISCV] RISCV vector calling convention (1/2)

4vtomat updated this revision to Diff 556995. 4vtomat added a comment. Add VRM2, VRM4 and VRM8 to CalleeSaved register list. Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D154576/new/ https://reviews.llvm.org/D154576 Files:

[PATCH] D158067: [RISCV] Bump vector crypto to v1.0 RC2

4vtomat updated this revision to Diff 551364. 4vtomat added a comment. Herald added a project: clang. Herald added a subscriber: cfe-commits. Address Craig's comments. Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D158067/new/

[PATCH] D146054: [RISCV] Add --print-supported-extensions support

4vtomat updated this revision to Diff 550185. 4vtomat added a comment. 1. Apply clang-format for this patch 2. Replace FileCheck --implicit-check-not=warning: with %clang -Werror Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D146054/new/

[PATCH] D146054: [RISCV] Add --print-supported-extensions support

4vtomat marked 2 inline comments as done. 4vtomat added a comment. In D146054#4586067 , @MaskRay wrote: > I think the best place to test `RISCVISAInfo.cpp` is > `llvm/unittests/Support/RISCVISAInfoTest.cpp`. > >

[PATCH] D158257: [RISCV] Add feature checks for vector crypto C intrinsics

4vtomat created this revision. Herald added subscribers: jobnoorman, luke, sunshaoce, VincentWu, vkmr, frasercrmck, luismarques, apazos, sameer.abuasal, s.egerton, Jim, benna, psnobl, jocewei, PkmX, the_o, brucehoult, MartinMosbeck, rogfer01, edward-jones, zzheng, jrtc27, shiva0217, kito-cheng,

[PATCH] D158257: [RISCV] Add feature checks for vector crypto C intrinsics

4vtomat updated this revision to Diff 551419. 4vtomat added a comment. Update test cases. Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D158257/new/ https://reviews.llvm.org/D158257 Files: clang/include/clang/Basic/riscv_vector.td

[PATCH] D158067: [RISCV] Bump vector crypto to v1.0 RC2

This revision was landed with ongoing or failed builds. This revision was automatically updated to reflect the committed changes. Closed by commit rG29f11e4fb704: [RISCV] Bump vector crypto to v1.0 RC2 (authored by 4vtomat). Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION

[PATCH] D146054: [RISCV] Add --print-supported-extensions support

4vtomat added a comment. Ping Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D146054/new/ https://reviews.llvm.org/D146054 ___ cfe-commits mailing list cfe-commits@lists.llvm.org

[PATCH] D157474: [RISCV] Add missing Xsfvcp extension check in clang sema

This revision was landed with ongoing or failed builds. This revision was automatically updated to reflect the committed changes. 4vtomat marked an inline comment as done. Closed by commit rGa23d65ac89ce: [RISCV] Add missing Xsfvcp extension check in clang sema (authored by 4vtomat). Repository:

[PATCH] D158050: [RISCV] RISCV vector calling convention (2/2)

4vtomat created this revision. Herald added subscribers: jobnoorman, luke, VincentWu, vkmr, frasercrmck, luismarques, apazos, sameer.abuasal, s.egerton, Jim, benna, psnobl, jocewei, PkmX, the_o, brucehoult, MartinMosbeck, rogfer01, edward-jones, zzheng, jrtc27, shiva0217, kito-cheng, niosHD,

[PATCH] D138807: [RISCV] Support vector crypto extension ISA string and assembly

4vtomat updated this revision to Diff 484226. 4vtomat added a comment. Correct OPERAND_LAST_RISCV_IMM in OperandType Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D138807/new/ https://reviews.llvm.org/D138807 Files:

[PATCH] D138807: [RISCV] Support vector crypto extension ISA string and assembly

4vtomat updated this revision to Diff 484217. 4vtomat added a comment. Update to final draft 20221208 Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D138807/new/ https://reviews.llvm.org/D138807 Files:

[PATCH] D138807: [RISCV] Support vector crypto extension ISA string and assembly

4vtomat updated this revision to Diff 484224. 4vtomat added a comment. Address Eop's comments Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D138807/new/ https://reviews.llvm.org/D138807 Files: clang/test/Preprocessor/riscv-target-features.c

[PATCH] D141672: [RISCV] Support vector crypto extension ISA string and assembly

4vtomat created this revision. Herald added subscribers: sunshaoce, VincentWu, vkmr, frasercrmck, jdoerfert, evandro, luismarques, apazos, sameer.abuasal, s.egerton, Jim, benna, psnobl, jocewei, PkmX, the_o, brucehoult, MartinMosbeck, rogfer01, edward-jones, zzheng, jrtc27, shiva0217,

[PATCH] D138807: [RISCV] Support vector crypto extension ISA string and assembly

4vtomat updated this revision to Diff 488916. 4vtomat marked 8 inline comments as done. 4vtomat added a comment. [NFC] Refactor the code. Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D138807/new/ https://reviews.llvm.org/D138807 Files:

[PATCH] D141672: [RISCV] Support vector crypto extension ISA string and assembly

4vtomat added a comment. Since there's some accidentally pushed code. The old revision is moved to this one, sorry.. Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D141672/new/ https://reviews.llvm.org/D141672

[PATCH] D138807: [RISCV] Support vector crypto extension ISA string and assembly

4vtomat updated this revision to Diff 488918. 4vtomat added a comment. NFC Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D138807/new/ https://reviews.llvm.org/D138807 Files: clang/test/Preprocessor/riscv-target-features.c

[PATCH] D138807: [RISCV] Support vector crypto extension ISA string and assembly

4vtomat updated this revision to Diff 488924. 4vtomat added a comment. NFC, refactoring the code. Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D138807/new/ https://reviews.llvm.org/D138807 Files: clang/test/Preprocessor/riscv-target-features.c

[PATCH] D138807: [RISCV] Support vector crypto extension ISA string and assembly

4vtomat updated this revision to Diff 486169. 4vtomat added a comment. Address Eric's comments! Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D138807/new/ https://reviews.llvm.org/D138807 Files: clang/test/Preprocessor/riscv-target-features.c

[PATCH] D139387: [NFC][Clang] Add missing test cases for segment load

This revision was landed with ongoing or failed builds. This revision was automatically updated to reflect the committed changes. Closed by commit rG4ca9c6a84f91: [NFC][Clang] Add missing test cases for segment load (authored by khchen, committed by 4vtomat). Repository: rG LLVM Github

[PATCH] D138807: [RISCV] Support vector crypto extension ISA string and assembly

4vtomat updated this revision to Diff 483884. 4vtomat added a comment. Address most of Eric's comments. Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D138807/new/ https://reviews.llvm.org/D138807 Files:

[PATCH] D138807: [RISCV] Support vector crypto extension ISA string and assembly

4vtomat updated this revision to Diff 484154. 4vtomat marked 22 inline comments as done. 4vtomat added a comment. Replace llvm/test/MC/RISCV/rvv/rv64zvknhb.s and llvm/test/MC/RISCV/rvv/rv64zvknhb.s with a single llvm/test/MC/RISCV/rvv/rv64zvknh.s Repository: rG LLVM Github Monorepo CHANGES

[PATCH] D138807: [RISCV] Support vector crypto extension ISA string and assembly

4vtomat added a comment. In D138807#3972441 , @craig.topper wrote: > In D138807#3962417 , @craig.topper > wrote: > >> Anything that uses OP-P needs to have a DecoderNamespace assigned and >>

[PATCH] D139387: [Clang] Support policy function for all vector segment load.

4vtomat created this revision. Herald added subscribers: frasercrmck, luismarques, apazos, sameer.abuasal, s.egerton, Jim, jocewei, PkmX, the_o, brucehoult, MartinMosbeck, rogfer01, edward-jones, zzheng, jrtc27, niosHD, sabuasal, simoncook, johnrusso, rbar, asb. Herald added a project: All.

[PATCH] D138807: [RISCV] Support vector crypto extension ISA string and assembly

4vtomat updated this revision to Diff 480320. 4vtomat added a comment. Resolved Craig's comment Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D138807/new/ https://reviews.llvm.org/D138807 Files: clang/test/Preprocessor/riscv-target-features.c

[PATCH] D139387: [Clang] Support policy function for all vector segment load.

4vtomat updated this revision to Diff 480321. 4vtomat added a comment. Resolved Craig's comment. Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D139387/new/ https://reviews.llvm.org/D139387 Files:

[PATCH] D138807: [RISCV] Support vector crypto extension ISA string and assembly

4vtomat updated this revision to Diff 481540. 4vtomat added a comment. Address Eric Gouriou's comments, thanks for reviewing. Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D138807/new/ https://reviews.llvm.org/D138807 Files:

[PATCH] D139387: [NFC][Clang] Add missing test cases for segment load

4vtomat updated this revision to Diff 481521. 4vtomat added a comment. Update failed test cases. Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D139387/new/ https://reviews.llvm.org/D139387 Files:

[PATCH] D138805: [RISCV] Support vector crypto extension C intrinsics

4vtomat created this revision. Herald added subscribers: sunshaoce, VincentWu, vkmr, frasercrmck, evandro, luismarques, apazos, sameer.abuasal, s.egerton, Jim, benna, psnobl, jocewei, PkmX, the_o, brucehoult, MartinMosbeck, rogfer01, edward-jones, zzheng, jrtc27, shiva0217, kito-cheng, niosHD,

[PATCH] D138803: [RISCV] Support vector crypto extension C intrinsics

4vtomat created this revision. Herald added subscribers: sunshaoce, VincentWu, vkmr, frasercrmck, evandro, luismarques, apazos, sameer.abuasal, s.egerton, Jim, benna, psnobl, jocewei, PkmX, the_o, brucehoult, MartinMosbeck, rogfer01, edward-jones, zzheng, jrtc27, shiva0217, kito-cheng, niosHD,

[PATCH] D138807: [RISCV] Support vector crypto extension ISA string and assembly

4vtomat created this revision. Herald added subscribers: sunshaoce, VincentWu, vkmr, frasercrmck, jdoerfert, evandro, luismarques, apazos, sameer.abuasal, s.egerton, Jim, benna, psnobl, jocewei, PkmX, the_o, brucehoult, MartinMosbeck, rogfer01, edward-jones, zzheng, jrtc27, shiva0217,

[PATCH] D138810: [RISCV] Support vector crypto extension C intrinsics

4vtomat created this revision. Herald added subscribers: sunshaoce, VincentWu, vkmr, frasercrmck, evandro, luismarques, apazos, sameer.abuasal, s.egerton, Jim, benna, psnobl, jocewei, PkmX, the_o, brucehoult, MartinMosbeck, rogfer01, edward-jones, zzheng, jrtc27, shiva0217, kito-cheng, niosHD,

[PATCH] D138807: [RISCV] Support vector crypto extension ISA string and assembly

4vtomat updated this revision to Diff 479142. 4vtomat added a comment. Fixed the comment from Craig Topper and Philip Reames Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D138807/new/ https://reviews.llvm.org/D138807 Files:

[PATCH] D138810: [RISCV] Support vector crypto extension C intrinsics

4vtomat updated this revision to Diff 479144. 4vtomat added a comment. Fixed the comment from Craig Topper and Philip Reames Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D138810/new/ https://reviews.llvm.org/D138810 Files:

[PATCH] D141672: [RISCV] Support vector crypto extension ISA string and assembly

4vtomat updated this revision to Diff 504034. 4vtomat added a comment. Resolved Craig's comments and rename *zvkns* files to *zvkned*. Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D141672/new/ https://reviews.llvm.org/D141672 Files:

[PATCH] D146054: [RISCV] Add -print-supported-marchs and -march=help support

4vtomat updated this revision to Diff 506062. 4vtomat added a comment. Resolved Craig and Kito's comments. Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D146054/new/ https://reviews.llvm.org/D146054 Files: clang/include/clang/Driver/Options.td

[PATCH] D146054: [RISCV] Add -print-supported-marchs and -march=help support

4vtomat created this revision. Herald added subscribers: jobnoorman, luke, VincentWu, vkmr, frasercrmck, evandro, luismarques, apazos, sameer.abuasal, s.egerton, Jim, benna, psnobl, jocewei, PkmX, the_o, brucehoult, MartinMosbeck, rogfer01, edward-jones, zzheng, jrtc27, shiva0217, kito-cheng,

[PATCH] D141672: [RISCV] Support vector crypto extension ISA string and assembly

4vtomat updated this revision to Diff 505112. 4vtomat added a comment. Resolved Craig's comments. Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D141672/new/ https://reviews.llvm.org/D141672 Files: clang/test/Preprocessor/riscv-target-features.c

[PATCH] D141672: [RISCV] Support vector crypto extension ISA string and assembly

This revision was automatically updated to reflect the committed changes. Closed by commit rG9795aa042a84: [RISCV] Support vector crypto extension ISA string and assembly (authored by 4vtomat). Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION

[PATCH] D146054: [RISCV] Add -print-supported-marchs and -march=help support

4vtomat updated this revision to Diff 508461. 4vtomat added a comment. Resolved MaskRay and Craig's comments. Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D146054/new/ https://reviews.llvm.org/D146054 Files:

[PATCH] D146054: [RISCV] Add -print-supported-marchs and -march=help support

4vtomat updated this revision to Diff 508475. 4vtomat added a comment. Resolved Craig's comments. Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D146054/new/ https://reviews.llvm.org/D146054 Files: clang/include/clang/Driver/Options.td

[PATCH] D141672: [RISCV] Support vector crypto extension ISA string and assembly

4vtomat updated this revision to Diff 506894. 4vtomat added a comment. Resolved Craig's comment. Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D141672/new/ https://reviews.llvm.org/D141672 Files: clang/test/Preprocessor/riscv-target-features.c

[PATCH] D141672: [RISCV] Support vector crypto extension ISA string and assembly

4vtomat updated this revision to Diff 498253. 4vtomat marked 2 inline comments as done. 4vtomat added a comment. Update to v20230206 Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D141672/new/ https://reviews.llvm.org/D141672 Files:

[PATCH] D146054: [RISCV] Add -print-supported-marchs and -march=help support

4vtomat updated this revision to Diff 514302. 4vtomat added a comment. Resolved MaskRay's comments. Should we use @Kito's approach to deal with -march=help? Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D146054/new/ https://reviews.llvm.org/D146054

[PATCH] D148223: [SiFive] Support C intrinsics for xsfvcp extension.

4vtomat updated this revision to Diff 514810. 4vtomat added a comment. Resolved Kito's comment. Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D148223/new/ https://reviews.llvm.org/D148223 Files: clang/include/clang/Basic/riscv_sifive_vcix.td

[PATCH] D148308: [RISCV] Split out SiFive VCIX C intrinsics from riscv_vector.td

4vtomat updated this revision to Diff 514817. 4vtomat added a comment. Resolved Kito's comments. Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D148308/new/ https://reviews.llvm.org/D148308 Files: clang/include/clang/Basic/BuiltinsRISCVVector.def

[PATCH] D148223: [SiFive] Support C intrinsics for xsfvcp extension.

4vtomat updated this revision to Diff 514821. 4vtomat added a comment. Resolved Craig's comments. Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D148223/new/ https://reviews.llvm.org/D148223 Files: clang/include/clang/Basic/riscv_sifive_vector.td

[PATCH] D148680: [RISCV] Split out part of riscv_vector.td to riscv_vector_common.td

4vtomat added a comment. In D148680#4279291 , @craig.topper wrote: > Are we running tablegen separately for each vendor extension? Yes, I guess the vendor extensions should be separated into different tablegen file so that they don't be in

[PATCH] D148680: [RISCV] Split out part of riscv_vector.td to riscv_vector_common.td

4vtomat created this revision. Herald added subscribers: jobnoorman, luke, VincentWu, vkmr, frasercrmck, evandro, luismarques, apazos, sameer.abuasal, s.egerton, Jim, benna, psnobl, jocewei, PkmX, the_o, brucehoult, MartinMosbeck, rogfer01, edward-jones, zzheng, jrtc27, shiva0217, kito-cheng,

[PATCH] D148223: [SiFive] Support C intrinsics for xsfvcp extension.

4vtomat updated this revision to Diff 514812. 4vtomat added a comment. Rename riscv_sifive_vcix.td to riscv_sifive_vector.td Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D148223/new/ https://reviews.llvm.org/D148223 Files:

[PATCH] D147935: [RISCV] Add SiFive extension support

This revision was automatically updated to reflect the committed changes. Closed by commit rGcd5c4cb7e0ae: [RISCV] Add SiFive extension support (authored by kito-cheng, committed by 4vtomat). Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D147935/new/

[PATCH] D138810: [RISCV] Support vector crypto extension C intrinsics

4vtomat updated this revision to Diff 517113. 4vtomat added a comment. Update to version 0.5.1. Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D138810/new/ https://reviews.llvm.org/D138810 Files: clang/include/clang/Basic/riscv_vector.td

[PATCH] D148223: [SiFive] Support C intrinsics for xsfvcp extension.

4vtomat updated this revision to Diff 516596. 4vtomat added a comment. Resolved Craig's comment. Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D148223/new/ https://reviews.llvm.org/D148223 Files: clang/include/clang/Basic/riscv_sifive_vector.td

[PATCH] D148223: [SiFive] Support C intrinsics for xsfvcp extension.

4vtomat updated this revision to Diff 516598. 4vtomat added a comment. Removed unnecessary comment. Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D148223/new/ https://reviews.llvm.org/D148223 Files:

[PATCH] D146054: [RISCV] Add --print-supported-extensions and -march=help support

4vtomat updated this revision to Diff 516708. 4vtomat added a comment. Rename clang/test/Driver/print-supported-marchs.c to clang/test/Driver/print-supported-extensions.c Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D146054/new/

[PATCH] D148308: [RISCV] Split out SiFive VCIX C intrinsics from riscv_vector.td

4vtomat created this revision. Herald added subscribers: jobnoorman, luke, VincentWu, vkmr, frasercrmck, evandro, luismarques, apazos, sameer.abuasal, s.egerton, Jim, benna, psnobl, jocewei, PkmX, arphaman, the_o, brucehoult, MartinMosbeck, rogfer01, edward-jones, zzheng, jrtc27, shiva0217,

[PATCH] D148066: [RISCV] Add Smaia and Ssaia extensions support

This revision was automatically updated to reflect the committed changes. Closed by commit rG74c1fa60b5f5: [RISCV] Add Smaia and Ssaia extensions support (authored by 4vtomat). Changed prior to commit: https://reviews.llvm.org/D148066?vs=516137=518634#toc Repository: rG LLVM Github Monorepo

[PATCH] D148223: [SiFive][RISCV][clang] Support C intrinsics for xsfvcp extension.

This revision was automatically updated to reflect the committed changes. Closed by commit rG8ed9cf06e900: [SiFive][RISCV][clang] Support C intrinsics for xsfvcp extension. (authored by Nelson1225, committed by 4vtomat). Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION

[PATCH] D148680: [RISCV] Split out part of riscv_vector.td to riscv_vector_common.td

This revision was landed with ongoing or failed builds. This revision was automatically updated to reflect the committed changes. Closed by commit rG4bf846ba40f1: [RISCV] Split out part of riscv_vector.td to riscv_vector_common.td (authored by 4vtomat). Repository: rG LLVM Github Monorepo

[PATCH] D148308: [RISCV][RISCV][clang] Split out SiFive VCIX C intrinsics from riscv_vector.td

This revision was landed with ongoing or failed builds. This revision was automatically updated to reflect the committed changes. Closed by commit rGfa43608d1649: [RISCV][RISCV][clang] Split out SiFive Vector C intrinsics from riscv_vector.td (authored by 4vtomat). Changed prior to commit:

[PATCH] D148223: [SiFive][RISCV][clang] Support C intrinsics for xsfvcp extension.

4vtomat added a comment. In D148223#4312296 , @TWeaver wrote: > Hello and Good Afternoon from the UK, > > I believe this revision has started the following build bot to start failing > on these 5 tests: > >

[PATCH] D148223: [SiFive][RISCV][clang] Support C intrinsics for xsfvcp extension.

4vtomat added a comment. In D148223#4312460 , @4vtomat wrote: > Hi @craig.topper and @kito-cheng , the build error message was: > 'Z:\test\llvm-project\clang\test\CodeGen\RISCV\rvv-intrinsics-autogenerated\non-policy\non-overloaded\xsfvcp-x-rv64.c:4:10:

[PATCH] D148223: [SiFive][RISCV][clang] Support C intrinsics for xsfvcp extension.

4vtomat added a comment. Hi @craig.topper and @kito-cheng , the build error message was: 'z:\test\build\lib\clang\17\include\sifive_vector.h:12:10: fatal error: 'riscv_vector.h' file not found'. Have you ever met this before? I'm not sure if I forgot to add something or not.. Repository:

[PATCH] D149655: [tests] Add missing REQUIRES: riscv-registered-target to clang test

4vtomat created this revision. Herald added subscribers: luke, VincentWu, vkmr, frasercrmck, evandro, luismarques, apazos, sameer.abuasal, s.egerton, Jim, benna, psnobl, jocewei, PkmX, the_o, brucehoult, MartinMosbeck, rogfer01, edward-jones, zzheng, jrtc27, shiva0217, kito-cheng, niosHD,

[PATCH] D148223: [SiFive][RISCV][clang] Support C intrinsics for xsfvcp extension.

4vtomat added a comment. In D148223#4312515 , @dyung wrote: > In D148223#4312460 , @4vtomat wrote: > >> Hi @craig.topper and @kito-cheng , the build error message was: >>

[PATCH] D148066: [RISCV] Add Smaia and Ssaia extensions support

4vtomat updated this revision to Diff 516137. 4vtomat added a comment. Resolved Alex's comment. Moved both of extensions to experimental. Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D148066/new/ https://reviews.llvm.org/D148066 Files:

[PATCH] D138810: [RISCV] Support vector crypto extension C intrinsics

4vtomat updated this revision to Diff 508539. 4vtomat added a comment. Herald added subscribers: jobnoorman, luke. Updated to spec version 20230206. Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D138810/new/ https://reviews.llvm.org/D138810 Files:

[PATCH] D148066: [RISCV] Add Smaia and Ssaia extensions support

4vtomat created this revision. Herald added subscribers: jobnoorman, luke, VincentWu, vkmr, frasercrmck, jdoerfert, evandro, luismarques, apazos, sameer.abuasal, s.egerton, Jim, benna, psnobl, jocewei, PkmX, the_o, brucehoult, MartinMosbeck, rogfer01, edward-jones, zzheng, jrtc27, shiva0217,

[PATCH] D148066: [RISCV] Add Smaia and Ssaia extensions support

4vtomat updated this revision to Diff 512655. 4vtomat added a comment. Resolved Kito's comment. Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D148066/new/ https://reviews.llvm.org/D148066 Files: clang/test/Preprocessor/riscv-target-features.c

[PATCH] D147935: [RISCV] Add SiFive extension support

4vtomat added a comment. In D147935#4259687 , @craig.topper wrote: > Is there a different patch with the .td for these intrinsics? Yes, it's in this patch: D148223 Comment at:

[PATCH] D148223: [SiFive] Support C intrinsics for xsfvcp extension.

4vtomat created this revision. Herald added subscribers: luke, frasercrmck, luismarques, apazos, sameer.abuasal, s.egerton, Jim, jocewei, PkmX, the_o, brucehoult, MartinMosbeck, rogfer01, edward-jones, zzheng, jrtc27, niosHD, sabuasal, simoncook, johnrusso, rbar, asb. Herald added a project:

[PATCH] D147935: [RISCV] Add SiFive extension support

4vtomat updated this revision to Diff 513223. 4vtomat added a comment. Resolved Alex's comment. Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D147935/new/ https://reviews.llvm.org/D147935 Files: clang/include/clang/Support/RISCVVIntrinsicUtils.h

[PATCH] D148223: [SiFive] Support C intrinsics for xsfvcp extension.

4vtomat updated this revision to Diff 513464. 4vtomat added a comment. Herald added a subscriber: arphaman. Resolved Craig's comments. Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D148223/new/ https://reviews.llvm.org/D148223 Files:

[PATCH] D141672: [RISCV] Support vector crypto extension ISA string and assembly

4vtomat updated this revision to Diff 493826. 4vtomat added a comment. NFC, some indentation fix. Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D141672/new/ https://reviews.llvm.org/D141672 Files: clang/test/Preprocessor/riscv-target-features.c

[PATCH] D147935: [RISCV] Add SiFive extension support

4vtomat created this revision. Herald added subscribers: jobnoorman, luke, VincentWu, vkmr, frasercrmck, evandro, luismarques, apazos, sameer.abuasal, s.egerton, Jim, benna, psnobl, jocewei, PkmX, the_o, brucehoult, MartinMosbeck, rogfer01, edward-jones, zzheng, jrtc27, shiva0217, kito-cheng,

[PATCH] D146054: [RISCV] Add --print-supported-extensions and -march=help support

4vtomat added inline comments. Comment at: clang/lib/Driver/Driver.cpp:110 +extern void RISCVMarchHelp(); + craig.topper wrote: > Can we declare this in RISCVISAInfo.h and include that here? Yes, we can. Comment at:

[PATCH] D149655: [tests] Add missing REQUIRES: riscv-registered-target to clang test

4vtomat closed this revision. 4vtomat added a comment. Merged. Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D149655/new/ https://reviews.llvm.org/D149655 ___ cfe-commits mailing list

[PATCH] D138810: [RISCV] Support vector crypto extension C intrinsics

4vtomat added a comment. Sorry for late reply, this is the relevant spec for C intrinsics: https://github.com/riscv-non-isa/rvv-intrinsic-doc/pull/234 I will update the patch according to this! Thanks! Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION

[PATCH] D146054: [RISCV] Add --print-supported-extensions support

4vtomat marked an inline comment as done. 4vtomat added a comment. @MaskRay if you are available, please help me to check the revision, thanks!! Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D146054/new/ https://reviews.llvm.org/D146054

[PATCH] D138810: [RISCV] Support vector crypto extension C intrinsics

4vtomat updated this revision to Diff 539402. 4vtomat marked 12 inline comments as done. 4vtomat added a comment. Resolved Craig's and Michael's comments. Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION https://reviews.llvm.org/D138810/new/ https://reviews.llvm.org/D138810

[PATCH] D146054: [RISCV] Add --print-supported-extensions support

4vtomat updated this revision to Diff 536947. 4vtomat marked 27 inline comments as done. 4vtomat added a comment. Herald added a subscriber: wangpc. Sorry for late update. Resolved MaskRay's comments, thanks for detailed review! Repository: rG LLVM Github Monorepo CHANGES SINCE LAST ACTION

[PATCH] D146054: [RISCV] Add --print-supported-extensions support

4vtomat added inline comments. Comment at: clang/test/Driver/print-supported-extensions.c:6 +// RUN: %clang --target=riscv64 --print-supported-extensions 2>&1 | \ +// RUN: FileCheck %s --check-prefix=CHECK-RISCV + MaskRay wrote: > MaskRay wrote: > > Use

  1   2   >