Peter Stuge wrote:
> On Sat, Feb 09, 2008 at 09:55:32PM +0100, [EMAIL PROTECTED] wrote:
>
>> Author: kilgour
>> Date: 2008-02-09 21:55:31 +0100 (Sat, 09 Feb 2008)
>> New Revision: 2
>>
>> Removed:
>>trunk/openvsa/sysmgr/delme
>>trunk/openvsa/sysmgr/delme.c
>> Log:
>> remove files accid
On Feb 9, 2008 9:51 PM, yhlu <[EMAIL PROTECTED]> wrote:
> and linux kernel will use ACPI table with DSDT and use MP Table to get
> irq routing for devices.
So that means that ACPI is not a superset of _MP_. If you need both
tables, then ACPI can not be a proper superset.
Which means we can not b
On Feb 9, 2008 7:33 PM, Stefan Reinauer <[EMAIL PROTECTED]> wrote:
> * yhlu <[EMAIL PROTECTED]> [080210 02:49]:
>
> > On Feb 9, 2008 4:59 PM, Rudolf Marek <[EMAIL PROTECTED]> wrote:
> > > -BEGIN PGP SIGNED MESSAGE-
> > > Hash: SHA1
> > >
> > > > I don't understand. On an ACPI system, do you
On Sat, Feb 09, 2008 at 09:34:55PM +, Brendan Trotter wrote:
> Sorry for the interruption, but...
All input is valuable!
> On 2/9/08, ron minnich <[EMAIL PROTECTED]> wrote:
> There's only 2 things coreboot is missing. The first is an inbuilt
> "update payload from " utility
This is basicall
On Feb 9, 2008 9:21 PM, Peter Stuge <[EMAIL PROTECTED]> wrote:
> It should be simple enough to get the type if struct property had
> a struct node *node; member so that the owner->parent node could
> be reached from within the property foreach loop.
it's there. but that doesn't totally tell you w
On Feb 9, 2008 9:23 PM, Peter Stuge <[EMAIL PROTECTED]> wrote:
> Should the Signed-off-by: procedure be used also for the openvsa repo?
Once it settles in for sure, but for now, it's pretty much one guy.
ron
--
coreboot mailing list
coreboot@coreboot.org
http://www.coreboot.org/mailman/listinf
On Sat, Feb 09, 2008 at 09:55:32PM +0100, [EMAIL PROTECTED] wrote:
> Author: kilgour
> Date: 2008-02-09 21:55:31 +0100 (Sat, 09 Feb 2008)
> New Revision: 2
>
> Removed:
>trunk/openvsa/sysmgr/delme
>trunk/openvsa/sysmgr/delme.c
> Log:
> remove files accidentally added to SVN
Should the Sig
On Sat, Feb 09, 2008 at 11:03:47AM -0800, ron minnich wrote:
> How should this really be done? I'd be happier (much) if we could
> just say "path" in any given node and somehow have Magic
> figure out what the path type was. This is really easy to fix
> as soon as some smart person figures it out,
> On 08.02.2008 20:08, Myles Watson wrote:
> > Sorry in advance that I only have time to report the problem. If no
> > one beats me to it I'll look into it a little more on Monday.
> >
> > Something goes wrong when lzma is enabled (which it is by default)
> >
> > I'm attaching my config which suc
* yhlu <[EMAIL PROTECTED]> [080210 02:49]:
> On Feb 9, 2008 4:59 PM, Rudolf Marek <[EMAIL PROTECTED]> wrote:
> > -BEGIN PGP SIGNED MESSAGE-
> > Hash: SHA1
> >
> > > I don't understand. On an ACPI system, do you need _MP_ or not?
> >
> > You dont need MP table in ACPI system.
>
> if you hav
On Feb 9, 2008 4:59 PM, Rudolf Marek <[EMAIL PROTECTED]> wrote:
> -BEGIN PGP SIGNED MESSAGE-
> Hash: SHA1
>
> > I don't understand. On an ACPI system, do you need _MP_ or not?
>
> You dont need MP table in ACPI system.
if you have acpi support in OS...
YH
--
coreboot mailing list
corebo
On Feb 9, 2008 5:08 PM, Stefan Reinauer <[EMAIL PROTECTED]> wrote:
> Rudolf Marek wrote:
> > > I don't understand. On an ACPI system, do you need _MP_ or not?
> >
> > You dont need MP table in ACPI system.
> >
> > Rudolf
> From what I seem to remember, as soon as you have an ACPI DSDT and
> MADT,
Rudolf Marek wrote:
> I don't understand. On an ACPI system, do you need _MP_ or not?
You dont need MP table in ACPI system.
Rudolf
From what I seem to remember, as soon as you have an ACPI DSDT and
MADT, both MP and PIRQ will be ignored.
Stefan
--
coresystems GmbH • Brahmsstr. 16 • D-79104
-BEGIN PGP SIGNED MESSAGE-
Hash: SHA1
> I don't understand. On an ACPI system, do you need _MP_ or not?
You dont need MP table in ACPI system.
Rudolf
-BEGIN PGP SIGNATURE-
Version: GnuPG v1.4.6 (GNU/Linux)
Comment: Using GnuPG with Mozilla - http://enigmail.mozdev.org
iD8DBQFHrk
On 09.02.2008 21:50, ron minnich wrote:
> Here's a simple proposal.
>
> Define an option
> PRINTK_TSC
>
> What it does: each time printk would print a newline, it will instead
> print this:
> (16 hex digits of TSC)\n
>
> Here's another simpler option:
>
> Define a new format letter, T, such that %T
Hi,
Ron's latest patch triggered me to look at how much dead code we already
have in v3. The situation is not bad, but we could use more commits
which add comments before #if 0 and #if 1, just to make sure the code is
not left in forever without known purpose.
Analysis of the current state follow
On Feb 9, 2008 2:33 PM, Ronald Hoogenboom <[EMAIL PROTECTED]> wrote:
> -- During coreboot 'Initializing devices', the following is printed:
>
> rom address for PCI: 07:00.0 = f700
> Incorrect Expansion ROM Header Signature
Hmm. that's bad. :-)
>
> -- The VGA card is on PCI bus 07 accord
On Feb 9, 2008 2:09 PM, yhlu <[EMAIL PROTECTED]> wrote:
> you are right.
>
> for irq routing:
> ACPI: need madt + dsdt
> NON ACPI: need mptable
>
> current linux kernel seem could use lapic from ACPI MADT, and other
> irq routing for device from MPTABLE...never tried... don't think it
> will work
Hi,
I've got the mobo in a state where it finishes the coreboot, elfboot
fetches the linux kernel from SPI flash and I can see the 'earlyprintk'
messages generated by that kernel on the serial port. The VGA console is
not working, though.
My VGA is a nvidia 8600GT (10de/0402).
Looking at the mes
On 09.02.2008 22:34, Brendan Trotter wrote:
> On 2/9/08, ron minnich <[EMAIL PROTECTED]> wrote:
>
>> I think it would be interesting to have a buildrom option for 'build EFI'.
>>
>
> It'd be much more interesting to have no buildrom options for payloads
> at all. Let the user install their
On Feb 9, 2008 1:30 PM, ron minnich <[EMAIL PROTECTED]> wrote:
> I thought ACPI was a superset of _MP_. I have a friend who claims not:
>
> "0x0390 A P I C
> Local APIC Address 0xfee0, flags 0x0001
> type 0, length 8
> ACPI Processor ID 1
> APIC ID 0
> Flags 0x0001
> type 0,
On Feb 9, 2008 1:34 PM, Brendan Trotter <[EMAIL PROTECTED]> wrote:
> Hi,
>
> Sorry for the interruption, but...
>
> On 2/9/08, ron minnich <[EMAIL PROTECTED]> wrote:
> > I think it would be interesting to have a buildrom option for 'build EFI'.
>
> It'd be much more interesting to have no buildrom
Hi,
Sorry for the interruption, but...
On 2/9/08, ron minnich <[EMAIL PROTECTED]> wrote:
> I think it would be interesting to have a buildrom option for 'build EFI'.
It'd be much more interesting to have no buildrom options for payloads
at all. Let the user install their own payload *after* core
I thought ACPI was a superset of _MP_. I have a friend who claims not:
"0x0390 A P I C
Local APIC Address 0xfee0, flags 0x0001
type 0, length 8
ACPI Processor ID 1
APIC ID 0
Flags 0x0001
type 0, length 8
ACPI Processor ID 2
APIC ID 1
Flags 0x0001
type 0, length 8
ACPI P
On 09.02.2008 22:17, ron minnich wrote:
> Committed revision 583.
>
> With flaws still in place ...
>
Thanks, with your commit message it will be obvious what to improve.
Regards,
Carl-Daniel
--
http://www.hailfinger.org/
--
coreboot mailing list
coreboot@coreboot.org
http://www.coreboot.
[openvsa]
AMD released the VSA code base under LGPL v2.1 in 2006, so
ensure OpenVSA also uses consistent application of LGPL v2.1
Also add a copy of the LGPL v2.1 to the OpenVSA tree since VSA
is a standalone target and also (potentially) licensed differently
than the rest of coreboot.
Committed revision 583.
With flaws still in place ...
ron
--
coreboot mailing list
coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
Author: rminnich
Date: 2008-02-09 22:16:42 +0100 (Sat, 09 Feb 2008)
New Revision: 583
Modified:
coreboot-v3/util/lar/lar.c
coreboot-v3/util/lar/lib.h
coreboot-v3/util/lar/stream.c
Log:
Add a zero-fill command to lar.
Signed-off-by: Ronald G. Minnich <[EMAIL PROTECTED]>
Acked-by: Carl-Da
Author: rminnich
Date: 2008-02-09 22:16:42 +0100 (Sat, 09 Feb 2008)
New Revision: 583
Modified:
coreboot-v3/util/lar/lar.c
coreboot-v3/util/lar/lib.h
coreboot-v3/util/lar/stream.c
Log:
Add a zero-fill command to lar.
Signed-off-by: Ronald G. Minnich <[EMAIL PROTECTED]>
Acked-by: Carl-Da
On Feb 9, 2008 1:06 PM, Carl-Daniel Hailfinger
<[EMAIL PROTECTED]> wrote:
> If I read the code correctly, the command will try to fill the first
> occurrence of free space in the lar, not the biggest one. That means we
> might have to call it multiple times.
hmm. I obviously did not think of this
On 09.02.2008 18:56, ron minnich wrote:
> You can now say:
> lar z build/bios.bin
>
> and get a zero-filled lar entry.
If I read the code correctly, the command will try to fill the first
occurrence of free space in the lar, not the biggest one. That means we
might have to call it multiple times.
Quoting Peter Stuge <[EMAIL PROTECTED]>:
>
> This is unfortunately at a later point in time. Anything to do with
> CSR needs PCI config registers to be working properly. One hint is
> "BARs" - Base Address Registers, which are stored in PCI config
> registers.
>
> Sorry I keep shooting down ideas.
Author: kilgour
Date: 2008-02-09 21:55:31 +0100 (Sat, 09 Feb 2008)
New Revision: 2
Removed:
trunk/openvsa/sysmgr/delme
trunk/openvsa/sysmgr/delme.c
Log:
remove files accidentally added to SVN
Deleted: trunk/openvsa/sysmgr/delme
===
Author: kilgour
Date: 2008-02-09 21:55:31 +0100 (Sat, 09 Feb 2008)
New Revision: 2
Removed:
trunk/openvsa/sysmgr/delme
trunk/openvsa/sysmgr/delme.c
Log:
remove files accidentally added to SVN
Deleted: trunk/openvsa/sysmgr/delme
===
Here's a simple proposal.
Define an option
PRINTK_TSC
What it does: each time printk would print a newline, it will instead
print this:
(16 hex digits of TSC)\n
Here's another simpler option:
Define a new format letter, T, such that %T as a format means "time".
first option allows comprehensiv
On Sat, Feb 09, 2008 at 01:28:01AM +0100, Carl-Daniel Hailfinger wrote:
> Hi Jonathan,
>
> sorry that your code is still unreviewed. I had a quick look over it, but
>
> On 02.02.2008 20:41, [EMAIL PROTECTED] wrote:
> > Initial support for MSI MS-7135 (K8N Neo3) mainboard.
> > +
> > +#define
This patch adds more path support to coreboot and to the dtc.
This support in turn reduces annoying warning messages as coreboot comes up.
ron
These changes extend support for paths for devices.
path.h: add superio path
alix1c/dts: add paths for each component.
device/device_util.c: add support
taping is fine but we need people who are coming to start signing up
so we have someone to tape :-)
Depending on how many people we have, I might cancel the room on
saturday and we can just hide out in a coffee shop. We had 50+ people
in santa fe, and a dozen in Hamburg, so it's hard to get a good
I think it would be interesting to have a buildrom option for 'build EFI'.
It could fetch tiano core and build an EFI from that. Somebody want to
take this on as a project? It would really be valuable.
Then we could just say "oh, you want EFI? It's a simple config option
to the coreboot buildrom
On Feb 9, 2008 9:53 AM, Peter Stuge <[EMAIL PROTECTED]> wrote:
> Perhaps we can combine all previous ways of describing interrupt
> routing in a new, better, simpler way?
>
> Then have generators for ACPI, PIRQ, device tree, whatever..
This just started sounding really hard.
I don't know if we n
ron minnich schrieb:
> On Feb 8, 2008 1:37 PM, Jordan Crouse <[EMAIL PROTECTED]> wrote:
>
>> tha t oldy but
>> goody, -fno-stack-protector.
>>
>
> we need a patch for filo too, if anyone gets the time.
>
> Wow, all these distros broke ALL standalone programs. I'm proud of them.
>
As can
On Feb 8, 2008 1:37 PM, Jordan Crouse <[EMAIL PROTECTED]> wrote:
> tha t oldy but
> goody, -fno-stack-protector.
we need a patch for filo too, if anyone gets the time.
Wow, all these distros broke ALL standalone programs. I'm proud of them.
ron
--
coreboot mailing list
coreboot@coreboot.org
ht
You can now say:
lar z build/bios.bin
and get a zero-filled lar entry. The "zeros" are actually 0xff, which
is flash-friendly and makes flashrom fast.
Parts of stream.c could use the new functions, in particular hlen, but
that patch is for later.
This change dramatically speeds up booting on the
On Sat, Feb 09, 2008 at 09:40:54AM -0800, ron minnich wrote:
> On Feb 9, 2008 9:27 AM, Stefan Reinauer <[EMAIL PROTECTED]> wrote:
> > We need to add all information from irq_tables.c to the mainboard
> > DTS and read it from there. The mainboard DTS is our central data
> > structure.
Was just abou
On Feb 9, 2008 9:40 AM, ron minnich <[EMAIL PROTECTED]> wrote:
> OK, I will look at this dts issue. I wonder if we need a pirq node in the dts?
Well, let's toss some ideas around here. I don't quite know how we
should specify pirq in the dts. Before you join this discussion, be
sure you have read
On Feb 9, 2008 9:27 AM, Stefan Reinauer <[EMAIL PROTECTED]> wrote:
> Ron,
>
> one question though:
>
> how does the information in the DTS relate to the information in the
> file irq_tables.c below?
>
> Do we have to specify polarity and interrupt enables twice now?
>
> We need to add all informati
On Sat, Feb 09, 2008 at 01:59:47AM +0100, Carl-Daniel Hailfinger wrote:
> On 09.02.2008 01:31, ron minnich wrote:
> > so far it looks like I have some pretty great speakers,
>
> *Please* tape all the talks, preferably with good audio.
+1
//Peter
--
coreboot mailing list
coreboot@coreboot.org
On Fri, Feb 08, 2008 at 02:37:19PM -0700, Jordan Crouse wrote:
> [openvsa] Fix for 64 bit hosts, and add in our good friend
> -fno-stack-protector
>
> Signed-off-by: Jordan Crouse <[EMAIL PROTECTED]>
Acked-by: Peter Stuge <[EMAIL PROTECTED]>
> Index: openvsa/common.mk
>
Ron,
one question though:
how does the information in the DTS relate to the information in the
file irq_tables.c below?
Do we have to specify polarity and interrupt enables twice now?
We need to add all information from irq_tables.c to the mainboard DTS
and read it from there. The mainboard DT
On 09.02.2008 17:21, ron minnich wrote:
> Carl-Daniel, I agree with your comments, will add them, but I need an
> ack from *somebody* :-)
>
Sorry, I somehow forgot to include the Ack in my last mail. :-/
The-Patch-is-Great-And-Acked-by: Carl-Daniel Hailfinger
<[EMAIL PROTECTED]>
Regards,
Carl
* Patrick Georgi <[EMAIL PROTECTED]> [080116 19:20]:
> Am Mittwoch, den 16.01.2008, 16:03 +0100 schrieb Uwe Hermann:
> > Have you checked lxbios continues to work after the changes?
> No, will do.
>
> > I think not all of the boards define it, and even if they did,
> I'll fix that.
>
> Thanks
>
On Fri, Feb 08, 2008 at 08:55:50AM -0500, [EMAIL PROTECTED] wrote:
> >> 1: set up csr memory/io base in the nic. ami bios uses 0xff7ff000
> >> for mem base, and 0xdc01 as io base, these values should work to
> >> test with.
>
> I think your right Corey, we need to setup space for for the CSR
> reg
Committed revision 582.
OK, folks, this is great. We now have our first working hardware
target for v3, we can start to move other LX boards over, and the code
is really pretty nice.
I am finding it nice to work with. I think we did a good job with this
one. And LAR is making life much, much bett
Author: rminnich
Date: 2008-02-09 17:32:59 +0100 (Sat, 09 Feb 2008)
New Revision: 582
Added:
coreboot-v3/arch/x86/pirq_routing.c
coreboot-v3/include/arch/x86/pirq_routing.h
coreboot-v3/mainboard/pcengines/alix1c/irq_tables.c
Modified:
coreboot-v3/arch/x86/Kconfig
coreboot-v3/arch/x8
Author: rminnich
Date: 2008-02-09 17:32:59 +0100 (Sat, 09 Feb 2008)
New Revision: 582
Added:
coreboot-v3/arch/x86/pirq_routing.c
coreboot-v3/include/arch/x86/pirq_routing.h
coreboot-v3/mainboard/pcengines/alix1c/irq_tables.c
Modified:
coreboot-v3/arch/x86/Kconfig
coreboot-v3/arch/x8
* ron minnich <[EMAIL PROTECTED]> [080209 17:21]:
> Carl-Daniel, I agree with your comments, will add them, but I need an
> ack from *somebody* :-)
Acked-by: Stefan Reinauer <[EMAIL PROTECTED]>
--
coresystems GmbH • Brahmsstr. 16 • D-79104 Freiburg i. Br.
Tel.: +49 761 7668825 • Fax: +49 76
Carl-Daniel, I agree with your comments, will add them, but I need an
ack from *somebody* :-)
ron
--
coreboot mailing list
coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
On 09.02.2008 08:36, ron minnich wrote:
> Interrupts are up and working on the LX on v3! Ethernet, USB, etc. --
> it's all working.
>
> We may be close to moving all LX boards to v3. This is a big day.
>
Yes! A very big day indeed.
> patch attached.
>
> ron
>
Can we have the change below a
Hi,
with that regard, the change to coreboot improved the perception of
LinuxBIOS a lot. It's no longer a BIOS. :-)
You are right, EFI is not a completely new idea. It is roughly an
attempt to write a C implementation of what was 1994 (not '95)
standardized as Open Firmware (IEEE 1275-1994) and
On 09.02.2008 16:32, ron minnich wrote:
> Here is my suggested copyright notice for the
> arch/x86/pirq_routing.c
> file
>
> /*
> * This file is part of the coreboot project.
> *
> * Copyright (C) 2000 Ollie Lo, Silicon Integrated Systems
> * Copyright (C) 2000 Ron Minnich
> * Copyright (C) 20
Here is my suggested copyright notice for the
arch/x86/pirq_routing.c
file
/*
* This file is part of the coreboot project.
*
* Copyright (C) 2000 Ollie Lo, Silicon Integrated Systems
* Copyright (C) 2000 Ron Minnich
* Copyright (C) 2001 Eric Biederman
* Copyright (C) 2002 Andrew Ip
*
* Thi
On Feb 8, 2008 11:44 PM, Corey Osgood <[EMAIL PROTECTED]> wrote:
> > +#ifdef CONFIG_PIRQ_TABLES
> > +rom_table_end = write_pirq_routing_table(rom_table_end);
> > +rom_table_end = (rom_table_end + 1023) & ~1023;
> > +#endif
>
> Should be CONFIG_PIRQ_TABLE?
Yes, I fixed that last night in t
Dear coreboot readers!
This is the automated build check service of coreboot.
The developer "stepan" checked in revision 3100 to
the coreboot source repository and caused the following
changes:
Change Log:
add $(CROSS_COMPILE) to ar calls.
Signed-off-by: Marc Jones <[EMAIL PROTECTED]>
Acked-by
* Marc Jones <[EMAIL PROTECTED]> [080206 18:29]:
> Cross compile flags were missing for ar to create coreboot.a.
>
> Signed-off-by: Marc Jones <[EMAIL PROTECTED]>
r3100.
--
coresystems GmbH • Brahmsstr. 16 • D-79104 Freiburg i. Br.
Tel.: +49 761 7668825 • Fax: +49 761 7664613
Email: [EM
Author: stepan
Date: 2008-02-09 14:06:45 +0100 (Sat, 09 Feb 2008)
New Revision: 3100
Modified:
trunk/coreboot-v2/src/config/Config.lb
Log:
add $(CROSS_COMPILE) to ar calls.
Signed-off-by: Marc Jones <[EMAIL PROTECTED]>
Acked-by: Peter Stuge <[EMAIL PROTECTED]>
Modified: trunk/coreboot-v2/src
Author: stepan
Date: 2008-02-09 14:06:45 +0100 (Sat, 09 Feb 2008)
New Revision: 3100
Modified:
trunk/coreboot-v2/src/config/Config.lb
Log:
add $(CROSS_COMPILE) to ar calls.
Signed-off-by: Marc Jones <[EMAIL PROTECTED]>
Acked-by: Peter Stuge <[EMAIL PROTECTED]>
Modified: trunk/coreboot-v2/src
66 matches
Mail list logo
