Hi,
First of all, congratulations for your work! I wish you a great
success with coreboot, it really is an interesting and useful project.
I have a laptop with the following material. Do you think I can
install Coreboot?
Motherboard: Manufacturer: Intel Corporation
Product
s...@coreboot.org wrote:
Log:
Run dos2unix on all files:
Thanks! Please watch out for line endings when committing. Thanks!
//Peter
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
On Sat, 02 May 2009 13:46:25 +0200, Carl-Daniel Hailfinger
c-d.hailfinger.devel.2...@gmx.net wrote:
Hi Joe,
there is a small problem with your commit. Both files has their line
endings (newlines) changed from LF (Unix style) to CR+LF (DOS style).
On 02.05.2009 02:50, s...@coreboot.org
On Sat, 2 May 2009 15:26:50 +0200, Peter Stuge pe...@stuge.se wrote:
s...@coreboot.org wrote:
Log:
Run dos2unix on all files:
Thanks! Please watch out for line endings when committing. Thanks!
Thanks Peter, I will store that command in my memory bank :-)
--
Thanks,
Joseph Smith
This patch lets you assign PIRQs in mainboard Config.lb or use the default
ones listed in i82801xx_lpc.c.
Once and if everyone converts to the better way of assign PIRQs in
mainboard Config.lb the option of using the defaults can be removed. The
patch enables a margin of time to do so.
--
On Sat, 02 May 2009 11:15:32 -0400, Joseph Smith j...@settoplinux.org
wrote:
This patch lets you assign PIRQs in mainboard Config.lb or use the
default
ones listed in i82801xx_lpc.c.
Once and if everyone converts to the better way of assign PIRQs in
mainboard Config.lb the option of using
Very nice.
Acked-by: Ronald G. Minnich rminn...@gmail.com
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
It does look like an SMP machine in which both CPUs are trying to run
as the BSP.
Possible?
ron
--
coreboot mailing list: coreboot@coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
Author: linux_junkie
Date: 2009-05-02 23:30:57 +0200 (Sat, 02 May 2009)
New Revision: 4251
Modified:
trunk/coreboot-v2/src/southbridge/intel/i82801xx/chip.h
trunk/coreboot-v2/src/southbridge/intel/i82801xx/i82801xx_lpc.c
Log:
Assign PIRQs in mainboard Config.lb or use the default ones
On Sat, 2 May 2009 13:39:53 -0700, ron minnich rminn...@gmail.com wrote:
Very nice.
Acked-by: Ronald G. Minnich rminn...@gmail.com
Thanks r4251
--
Thanks,
Joseph Smith
Set-Top-Linux
www.settoplinux.org
--
coreboot mailing list: coreboot@coreboot.org
-BEGIN PGP SIGNED MESSAGE-
Hash: SHA1
Hello,
It seems I'm quite tired to formulate the description of the patch accurately I
hope it is understandable somehow.
Following patch fixes the XIP computation issue. I removed the normal image
because it was not working anyway (it was
On Sat, May 02, 2009 at 01:42:34PM -0700, ron minnich wrote:
It does look like an SMP machine in which both CPUs are trying to run
as the BSP.
Possible?
It's definitely an SMP machine, two dual-core CPUs.
Thanks,
Ward.
--
Ward Vandewege w...@fsf.org
Free Software Foundation - Senior
On 01.05.2009 13:26, Joseph Smith wrote:
(Or my top hat flash for these boards if that works out.)
What is this?
http://www.coreboot.org/Top_Hat_Flash
I hope to build something similar for M2A-VM boards. The pinout and my
multimeter measurements certainly look favourable.
Ah yes. A
On Sat, May 2, 2009 at 2:58 PM, Ward Vandewege w...@gnu.org wrote:
On Sat, May 02, 2009 at 01:42:34PM -0700, ron minnich wrote:
It does look like an SMP machine in which both CPUs are trying to run
as the BSP.
Possible?
It's definitely an SMP machine, two dual-core CPUs.
So can you see
On Sat, May 02, 2009 at 04:38:12PM -0700, ron minnich wrote:
On Sat, May 2, 2009 at 2:58 PM, Ward Vandewege w...@gnu.org wrote:
On Sat, May 02, 2009 at 01:42:34PM -0700, ron minnich wrote:
It does look like an SMP machine in which both CPUs are trying to run
as the BSP.
Possible?
15 matches
Mail list logo
