So does this mean that the TLB is on the other side of a port but still
part of the CPU? That would be one way to ensure there's no intervening
cache. Is there any way to pass faults around over a port? Or would this
be more of a port-like connection to decouple request/response but to
fit into
This is the mail system at host daystrom.m5sim.org.
I'm sorry to have to inform you that your message could not
be delivered to one or more recipients. It's attached below.
For further assistance, please send mail to postmaster.
If you do so, please include this problem report. You can
delete
So does this mean that the TLB is on the other side of a port but still
part of the CPU? That would be one way to ensure there's no intervening
cache. Is there any way to pass faults around over a port? Or would this
be more of a port-like connection to decouple request/response but to
fit
This is the mail system at host daystrom.m5sim.org.
I'm sorry to have to inform you that your message could not
be delivered to one or more recipients. It's attached below.
For further assistance, please send mail to postmaster.
If you do so, please include this problem report. You can
delete
See /z/m5/regression/regress-2009-01-21-03:00:01 for details.
___
m5-dev mailing list
m5-dev@m5sim.org
http://m5sim.org/mailman/listinfo/m5-dev
